Electronic Components Datasheet Search
  English  ▼

X  

ST7528 Datasheet(PDF) 21 Page - Sitronix Technology Co., Ltd.

Part # ST7528
Description  16 Gray Scale Dot Matrix LCD Controller/Driver
PDF  97 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SITRONIX [Sitronix Technology Co., Ltd.]
Direct Link  http://www.sitronix.com.tw
Logo SITRONIX - Sitronix Technology Co., Ltd.

ST7528 Datasheet(HTML) 21 Page - Sitronix Technology Co., Ltd.

Back Button ST7528 Datasheet HTML 17Page - Sitronix Technology Co., Ltd. ST7528 Datasheet HTML 18Page - Sitronix Technology Co., Ltd. ST7528 Datasheet HTML 19Page - Sitronix Technology Co., Ltd. ST7528 Datasheet HTML 20Page - Sitronix Technology Co., Ltd. ST7528 Datasheet HTML 21Page - Sitronix Technology Co., Ltd. ST7528 Datasheet HTML 22Page - Sitronix Technology Co., Ltd. ST7528 Datasheet HTML 23Page - Sitronix Technology Co., Ltd. ST7528 Datasheet HTML 24Page - Sitronix Technology Co., Ltd. ST7528 Datasheet HTML 25Page - Sitronix Technology Co., Ltd. Next Button
Zoom Inzoom in Zoom Outzoom out
 21 / 97 page
background image
ST7528
Ver2.3
21/97
2007/1/3
FUNCTIONAL DESCRIPTION
MICROPROCESSOR INTERFACE
Chip Select Input
There is CSB pin for chip selection. The ST7528 can interface with an MPU when CSB is "L". When these pins are set to
any other combination, A0, E_RD, and RW_WR inputs are disabled and DB0 to DB7 are to be high impedance. And, in
case of serial interface, the internal shift register and the counter are reset.
Parallel / Serial Interface
ST7528 has five types of interface with an MPU, which are three serial and two parallel interfaces. This parallel or serial
interface is determined by PS pin as shown in Table 1.
Table 1 Parallel / Serial Interface Mode
Type
PS2
PS1
PS0
CSB
Interface mode
L
H
6800-series MPU mode
Parallel
L
L
H
CSB
8080-series MPU mode
L
L
L
CSB
3-Line SPI mode
L
H
L
CSB
4-Line SPI mode
Serial
H
L
L
CSB
IIC SPI mode
Parallel Interface (PS0 = "H")
The 8-bit bi-directional data bus is used in parallel interface and the type of MPU is selected by PS1 as shown in Table 2.
The type of data transfer is determined by signals at A0, E_RD and RW_WR as shown in Table 3.
Table 2 Microprocessor Selection for Parallel Interface
PS1
CSB
A0
E_RD
RW_WR
DB0 to DB7
MPU bus
H
CSB
A0
E
RW
DB0 to DB7
6800-series
L
CSB
A0
/RD
/WR
DB0 to DB7
8080-series
Table 3 Parallel Data Transfer
Common
6800-series
8080-series
A0
E_RD
(E)
RW_WR
(RW)
E_RD
(/RD)
RW_WR
(/WR)
Description
H
H
H
L
H
Display data read out
H
H
L
H
L
Display data write
L
H
H
L
H
Register status read
L
H
L
H
L
Writes to internal register (instruction)
NOTE: When E_RD pin is always pulled high for 6800-series interface, it can be used CSB for enable signal. In this case,
interface data is latched at the rising edge of CSB and the type of data transfer is determined by signals at A0, RW_WR as
in case of 6800-series mode.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com