Electronic Components Datasheet Search
  English  ▼

X  

56F807 Datasheet(PDF) 44 Page - Freescale Semiconductor, Inc

Part # 56F807
Description  16-bit Digital Signal Controllers
PDF  60 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

56F807 Datasheet(HTML) 44 Page - Freescale Semiconductor, Inc

Back Button 56F807 Datasheet HTML 40Page - Freescale Semiconductor, Inc 56F807 Datasheet HTML 41Page - Freescale Semiconductor, Inc 56F807 Datasheet HTML 42Page - Freescale Semiconductor, Inc 56F807 Datasheet HTML 43Page - Freescale Semiconductor, Inc 56F807 Datasheet HTML 44Page - Freescale Semiconductor, Inc 56F807 Datasheet HTML 45Page - Freescale Semiconductor, Inc 56F807 Datasheet HTML 46Page - Freescale Semiconductor, Inc 56F807 Datasheet HTML 47Page - Freescale Semiconductor, Inc 56F807 Datasheet HTML 48Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 44 / 60 page
background image
56F807 Technical Data Technical Data, Rev. 16
44
Freescale Semiconductor
3.11 Analog-to-Digital Converter (ADC) Characteristics
Table 3-16 ADC Characteristics
Operating Conditions: VSS = VSSA = 0 V, VDD = VDDA = 3.0–3.6 V, VREF = VDD-0.3V, ADCDIV = 4, 9, or 14, (for optimal performance),
ADC clock = 4MHz, 3.0–3.6 V, TA = –40° to +85°C, CL ≤ 50pF, fOP = 80MHz
Characteristic
Symbol
Min
Typ
Max
Unit
ADC input voltages
VADCIN
01
1.
For optimum ADC performance, keep the minimum VADCIN value > 25mV. Inputs less than 25mV may convert to a digital
output code of 0.
—
VREF
2
2.
VREF must be equal to or less than VDDA and must be greater than 2.7V. For optimal ADC performance, set VREF to
VDDA-0.3V.
V
Resolution
RES
12
—
12
Bits
Integral Non-Linearity3
3.
Measured in 10-90% range.
INL
—
+/- 2.5
+/- 4
LSB4
4.
LSB = Least Significant Bit.
Differential Non-Linearity
DNL
—
+/- 0.9
+/- 1
LSB4
Monotonicity
GUARANTEED
ADC internal clock5
5.
Guaranteed by characterization.
fADIC
0.5
—
5
MHz
Conversion range
RAD
VSSA
—VDDA
V
Conversion time
tADC
—6
—
tAIC cycles
6
6.
tAIC = 1/fADIC
Sample time
tADS
—1
—
tAIC cycles
6
Input capacitance
CADI
—5
—
pF6
Gain Error (transfer gain)5
EGAIN
0.93
1.00
1.08
—
Total Harmonic Distortion5
THD
60
64
—
Offset Voltage5
VOFFSET
-90
-25
+10
mV
Signal-to-Noise plus Distortion5
SINAD
55
60
—
—
Effective Number of Bits5
ENOB
9
10
—
bit
Spurious Free Dynamic Range5
SFDR
65
70
—
dB
Bandwidth
BW
—
100
—
KHz
ADC Quiescent Current (each dual ADC)
IADC
—50
—
mA
VREF Quiescent Current (each dual ADC)
IVREF
—12
16.5
mA



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com