LPC1313 datasheet(34/62 Pages) NXP

34 / 62 page

LPC1311_13_42_43

All information provided in this document is subject to legal disclaimers.

Product data sheet

Rev. 3 — 10 August 2010

34 of 62

NXP Semiconductors

LPC1311/13/42/43

32-bit ARM Cortex-M3 microcontroller

9.1 BOD static characteristics

[1]

Interrupt levels are selected by writing the level value to the BOD control register BODCTRL, see LPC13xx

user manual.

9.2 Power consumption

Power measurements in Active, Sleep, and Deep-sleep modes were performed under the

following conditions (see LPC13xx user manual):

• Configure all pins as GPIO with pull-up resistor disabled in the IOCONFIG block.

• Configure GPIO pins as outputs using the GPIOnDIR registers.

• Write 0 to all GPIOnDATA registers to drive the outputs LOW.

Table 9.

BOD static characteristics[1]

Tamb =25

°C.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

Vth

threshold voltage

interrupt level 0

assertion

1.69

de-assertion

1.84

interrupt level 1

assertion

2.29

de-assertion

2.44

interrupt level 2

assertion

2.59

de-assertion

2.74

interrupt level 3

assertion

2.87

de-assertion

2.98

reset level 0

assertion

1.49

de-assertion

1.64

LPC1313 Datasheet(PDF) 34 Page - NXP Semiconductors

LPC1313 Datasheet(HTML) 34 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62

Datasheet Download

Link URL