| Electronic Components Datasheet Search |
|
AD9650 Datasheet(PDF) 4 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD9650 Datasheet(HTML) 4 Page - Analog Devices |
|
4 / 44 page ![]() AD9650 Rev. 0 | Page 4 of 44 ADC AC SPECIFICATIONS AVDD = 1.8 V, DRVDD = 1.8 V, maximum sample rate, VIN = −1.0 dBFS differential input, 1.35 V internal reference, DCS disabled, unless otherwise noted. Table 2. AD9650BCPZ-25 AD9650BCPZ-65 AD9650BCPZ-80 AD9650BCPZ-105 Parameter1 Temp Min Typ Max Min Typ Max Min Typ Max Min Typ Max Unit SIGNAL-TO-NOISE RATIO (SNR) fIN = 9.7 MHz 25°C 83 83 83 82.5 dBFS fIN = 30 MHz 25°C 81.5 82 82 82 dBFS Full 81.8 81.5 81.6 80.5 dBFS fIN = 70 MHz 25°C 79.5 81 81 80 dBFS fIN = 141 MHz2 25°C 79.5 80 80 dBFS SIGNAL-TO-NOISE-AND-DISTORTION (SINAD) fIN = 9.7 MHz 25°C 82.2 82 82 82 dBFS fIN = 30 MHz 25°C 80 81.2 82 80.4 dBFS Full 81.5 81 80.7 80 dBFS fIN = 70 MHz 25°C 78 79.2 78.5 78.8 dBFS fIN = 141 MHz2 25°C 75 75.1 75.5 dBFS EFFECTIVE NUMBER OF BITS (ENOB) fIN = 9.7 MHz 25°C 13.5 13.5 13.5 13.3 Bits fIN = 30 MHz 25°C 13.0 13.2 13.2 13.2 Bits fIN = 70 MHz 25°C 12.7 13.0 13.0 13.0 Bits fIN = 141 MHz2 25°C 12.9 13.0 12.3 Bits WORST SECOND OR THIRD HARMONIC fIN =9.7 MHz 25°C −95 −94 −95.5 −91 dBc fIN = 30 MHz 25°C −85 −93 −92 −90 dBc Full −91.5 −88 −87 −87 dBc fIN = 70 MHz 25°C −87 −86 −86 −92 dBc fIN = 141 MHz 25°C −79 −79 −80 dBc SPURIOUS-FREE DYNAMIC RANGE (SFDR) fIN = 9.7 MHz 25°C 95 94 95.5 91 dBc fIN = 30 MHz 25°C 85 93 92 90 dBc Full 91.5 88 87 87 dBc fIN = 70 MHz 25°C 87 86 86 92 dBc fIN = 141 MHz 25°C 79 79 80 dBc WORST OTHER (HARMONIC OR SPUR) fIN = 9.7 MHz 25°C −110 −105 −105 −100 dBc fIN = 30 MHz 25°C −102 −105 −105 −101 dBc Full −97 −97 −97 −94 dBc fIN = 70 MHz 25°C −97 −97 −97 −97 dBc fIN = 141 MHz 25°C −97 −97 −88 dBc TWO-TONE SFDR fIN = 7.2 MHz (−7 dBFS ), 8.4 MHz (−7 dBFS) 25°C 87 fIN = 25 MHz (−7 dBFS ), 30 MHz (−7 dBFS) 25°C 84 90 87 87 dBc fIN = 125 MHz (−7 dBFS ), 128 MHz (−7 dBFS) 25°C 83 83 84 dBc CROSSTALK3 Full −105 −105 −105 −105 dBFS ANALOG INPUT BANDWIDTH 25°C 500 500 500 500 MHz 1 See the AN-835 Application Note, Understanding High Speed ADC Testing and Evaluation, for a complete set of definitions. 2 Measurements made with a divide-by-4 clock rate to minimize the effects of clock jitter on the SNR performance. 3 Crosstalk is measured with a 170 MHz tone at −1 dBFS on one channel and no input on the alternate channel. |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |