AD9650 datasheet(41/44 Pages) AD

41 / 44 page

AD9650

Rev. 0 | Page 41 of 44

Address

(Hex)

Name

Bit 7

(MSB)

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

(LSB)

Default

Value

(Hex)

Default

Notes/

Comments

0x0D

Test mode

(local)

Open

Reset PN

long gen

Reset

PN short

gen

Open

Output test mode

000 = off (default)

001 = midscale short

010 = positive FS

011 = negative FS

100 = alternating checkerboard

101 = PN long sequence

110 = PN short sequence

111 = one/zero word toggle

0x00

When this

the test data

is placed on

the output

pins in place of

normal data.

0x0E

BIST enable

(global)

Open

Reset BIST

sequence

Open

BIST

enable

0x04

0x0F

ADC input

(global)

Open

Common-

mode

servo

enable

0x00

0x10

Offset adjust

(local)

Offset adjust in LSBs from +127 to −128

(twos complement format)

0x00

0x14

Output

mode

Drive

strength

0 = ANSI

LVDS;

1 =

reduced

swing

LVDS

(global)

Output

type

0 = CMOS

1 = LVDS

(global)

CMOS

output

interleave

enable

(global)

Output

enable

bar

(local)

Open

(must be

written

low)

Output

invert

(local)

Output format

00 = offset binary

01 = twos

complement

01 = gray code

11 = offset binary

(local)

0x00

Configures the

outputs and

the format of

the data.

0x16

Clock phase

control

(global)

Invert

DCO

clock

Open

Input clock divider phase adjust

000 = no delay

001 = 1 input clock cycle

010 = 2 input clock cycles

011 = 3 input clock cycles

100 = 4 input clock cycles

101 = 5 input clock cycles

110 = 6 input clock cycles

111 = 7 input clock cycles

0x00

Allows

selection of

clock delays

into the input

clock divider.

0x17

DCO output

delay (global)

Open

DCO clock delay

(delay = 2500 ps × register value/31)

00000 = 0 ps

00001 = 81 ps

00010 = 161 ps

…

11110 = 2419 ps

11111 = 2500 ps

0x00

0x24

BIST signature

LSB (local)

BIST signature[7:0]

0x00

Read only.

0x25

BIST signature

MSB (local)

BIST signature[15:8]

0x00

Read only.

0x30

Dither

enable (local)

Open

Dither

enable

Open

0x00

Digital Feature Control

0x100

SYNC control

(global)

Open

Clock

divider

SYNC

only

Clock

divider

SYNC

enable

Master

SYNC

enable

0x00

AD9650 Datasheet(PDF) 41 Page - Analog Devices

AD9650 Datasheet(HTML) 41 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44

Datasheet Download

Link URL