Z560 datasheet(43/73 Pages) INTEL

43 / 73 page

Electrical Specifications

Datasheet

Table 11. AGTL+/CMOS Signal Group DC Specifications

Symbol

Parameter

Min.

Typ.

Max.

Unit

Notes1

VCCP

I/O Voltage

1.00

1.05

1.10

VCCPC6

I/O Voltage for C6

1.00

1.05

1.10

GTLREF

GTL Reference Voltage

—

2/3 VCCP

—

CMREF

CMOS Reference Voltage

—

1/2 VCCP

—

RCOMP

Compensation Resistor

27.23

27.5

27.78

Ω

RODT

Termination Resistor

—

Ω

VIH

Input High Voltage

GTLREF+0.10

CMREF+0.10

VCCP

VCCP+0.10

3, 6

VIL

Input Low Voltage

-0.10

GTLREF–0.10

CMREF–0.10

2, 4

VOH

Output High Voltage

VCCP–0.10

VCCP

Termination Resistance

46 [SS]

46 [CC]

61 [SS]

64 [CC]

Ω

7, 13

RON (GTL

mode)

GTL Buffer on Resistance

Ω

RON (CMOS

mode)

CMOS Buffer on Resistance

42 [SS]

42 [CC]

55 [SS]

58 [CC]

Ω

5, 13

ILI

Input Leakage Current

—

±100

µA

Cpad

Pad Capacitance

1.8

2.1

2.75

NOTES:

Unless otherwise noted, all specifications in this table apply to all processor

frequencies.

VIL is defined as the maximum voltage level at a receiving agent that will be

interpreted as a logical low value.

VIH is defined as the minimum voltage level at a receiving agent that will be interpreted

as a logical high value.

VIH and VOH may experience excursions above VCCP. However, input signal drivers must

comply with the signal quality specifications.

This is the pull-down driver resistance. Measured at 0.31*VCCP. RON (minimum) =

0.4*RTT, RON (typical) = 0.455*RTT, RON (maximum) = 0.51*RTT. RTT typical value of

55 Ω is used for RON typical/minimum/maximum calculations.

GTLREF and CMREF should be generated from VCCP with a 1% tolerance resistor

divider. The VCCP referred to in these specifications is the instantaneous VCCP.

RTT is the on-die termination resistance measured at VOL of the AGTL+ output driver.

Measured at 0.31*VCCP. RTT is connected to VCCP on die.

Specified with on die RTT and RON are turned off. Vin between 0 and VCCP.

Cpad includes die capacitance only. No package parasitics are included.

10. There is an external resistor on the comp0 and comp2 pins.

11. On die termination resistance, measured at 0.33*VCCP.

12. VCCP=VCCPC6 during normal operation. When in C6 state, VCCP=0 V while

VCCPC6=1.05 V.

13. SS: source synchronous pins such as quad-pumped data bus and double-pumped

address bus which require a clock strobe. CC: Common clock pins.

Z560 Datasheet(PDF) 43 Page - Intel Corporation

Z560 Datasheet(HTML) 43 Page - Intel Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73

Datasheet Download

Link URL