| Electronic Components Datasheet Search |
|
R26 Datasheet(PDF) 170 Page - Renesas Technology Corp |
|
|
|||||||||||||||||||||||||||||
R26 Datasheet(HTML) 170 Page - Renesas Technology Corp |
|
170 / 487 page ![]() R8C/26 Group, R8C/27 Group 14. Timers Rev.2.10 Sep 26, 2008 Page 151 of 453 REJ09B0278-0210 Figure 14.7 TRAIOC Register in Event Counter Mode Timer RA I/O Control Register Symbol Address After Reset TRAIOC 0101h 00h Bit Symbol Bit Name Function RW INT1 _____ /TRAIO select bit 0 : INT1 _____ /TRAIO pin (P1_7) 1 : INT1 _____ /TRAIO pin (P1_5) NOTE: 1. — When the same value from the TRAIO pin is sampled three times continuously, the input is determined. TRAIO output control bit Set to 0 in event counter mode. Nothing is assigned. If necessary, set to 0. When read, the content is 0. TRAO output enable bit TRAIO input filter select bits(1) b5 b4 0 0 : No filter 0 1 : Filter w ith f1 sampling 1 0 : Filter w ith f8 sampling 1 1 : Filter w ith f32 sampling TIPF1 — (b7-b6) RW TEDGSEL RW TRAIO polarity sw itch bit RW TIPF0 RW TOPCR RW b3 b2 b7 b6 b5 b4 0 : Port P3_7 1 : TRAO output TIOSEL b1 b0 0 : Starts counting at rising edge of the TRAIO input or TRAIO starts output at “L” 1 : Starts counting at falling edge of the TRAIO input or TRAIO starts output at “H” 0 TOENA |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |