Electronic Components Datasheet Search
  English  ▼

X  

MPC5606S Datasheet(PDF) 113 Page - Freescale Semiconductor, Inc

Part # MPC5606S
Description  MPC5606S Microcontroller Data Sheet
PDF  136 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  FREESCALE [Freescale Semiconductor, Inc]
Direct Link  http://www.freescale.com
Logo FREESCALE - Freescale Semiconductor, Inc

MPC5606S Datasheet(HTML) 113 Page - Freescale Semiconductor, Inc

Back Button MPC5606S Datasheet HTML 109Page - Freescale Semiconductor, Inc MPC5606S Datasheet HTML 110Page - Freescale Semiconductor, Inc MPC5606S Datasheet HTML 111Page - Freescale Semiconductor, Inc MPC5606S Datasheet HTML 112Page - Freescale Semiconductor, Inc MPC5606S Datasheet HTML 113Page - Freescale Semiconductor, Inc MPC5606S Datasheet HTML 114Page - Freescale Semiconductor, Inc MPC5606S Datasheet HTML 115Page - Freescale Semiconductor, Inc MPC5606S Datasheet HTML 116Page - Freescale Semiconductor, Inc MPC5606S Datasheet HTML 117Page - Freescale Semiconductor, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 113 / 136 page
background image
MPC5606S Microcontroller Data Sheet, Rev. 6
Freescale Semiconductor
113
3.20.7
Deserial Serial Peripheral Interface (DSPI)
Table 62. DSPI timing1
1 DSPI timing specified at VDDE_x = 3.0 V to 5.5 V, T
A = 40 to 105 °C, and CL = 50 pF with SRC = 0b11.
No.
Symbol
C
Parameter
Value
Unit
Min
Max
1tSCK
CC
D SCK Cycle TIme2,3
2 The minimum SCK Cycle Time restricts the baud rate selection for given system clock rate.
3 The actual minimum SCK Cycle Time is limited by pad performance.
60
—
ns
2tCSC
CC
D PCS to SCK Delay4
4 The maximum value is programmable in DSPI_CTARx[PSSCK] and DSPI_CTARx[CSSCK], program PSSCK = 2
and CSSCK = 2
20
—
ns
3tASC
CC
D After SCK Delay5
5 The maximum value is programmable in DSPI_CTARx[PASC] and DSPI_CTARx[ASC]
20
—
ns
4tSDC
CC
D SCK Duty Cycle
tSCK/2 – 2ns
tSCK/2 + 2ns
ns
5tA
CC
D Slave Access Time
(PCSx active to SOUT driven)
—
25
ns
6tDIS
CC
D Slave SOUT Disable Time
(PCSx inactive to SOUT High-Z or invalid)
—
25
ns
7tSUI
CC
D Data Setup Time for Inputs
Master (MTFE = 0)
Slave
Master (MTFE = 1, CPHA = 0)6
Master (MTFE = 1, CPHA = 1)
6 This delay value is corresponding to SMPL_PT = 00b which is bit field 9 and 8 of DSPI_MCR register.
35
5
5
35
—
—
—
—
ns
ns
ns
ns
8tHI
CC
D Data Hold Time for Inputs
Master (MTFE = 0)
Slave
Master (MTFE = 1, CPHA = 0)6
Master (MTFE = 1, CPHA = 1)
–4
10
26
–4
—
—
—
—
ns
ns
ns
ns
9tSUO
CC
D Data Valid (after SCK edge)
Master (MTFE = 0)
Slave
Master (MTFE = 1, CPHA = 0)
Master (MTFE = 1, CPHA = 1)
—
—
—
—
15
35
30
15
ns
ns
ns
ns
10
tHO
CC
D Data Hold Time for Outputs
Master (MTFE = 0)
Slave
Master (MTFE = 1, CPHA = 0)
Master (MTFE = 1, CPHA = 1)
–15
5.5
0
–15
—
—
—
—
ns
ns
ns
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com