LPC1786 datasheet(87/117 Pages) NXP

87 / 117 page

LPC178X_7X

All information provided in this document is subject to legal disclaimers.

Objective data sheet

Rev. 2 — 27 May 2011

87 of 117

NXP Semiconductors

LPC178x/7x

32-bit ARM Cortex-M3 microcontroller

11.5 I/O pins

[1]

Applies to standard port pins and RESET pin.

11.6 SSP interface

Conditions: Frequency values are typical values. 12 MHz

 1 % accuracy is guaranteed for

2.7 V

 V

DD(3V3) 3.6 V and Tamb = 40 C to +85 C. Variations between parts may cause the IRC

to fall outside the 12 MHz

 1 % accuracy specification for voltages below 2.7 V.

Fig 21. Internal RC oscillator frequency versus temperature

X (X)

001aac984

(X)

<tbd>

Table 21.

Dynamic characteristic: I/O pins[1]

Tamb = 40 C to +85 C; VDD(3V3) over specified ranges.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

rise time

pin configured as

output

3.0

5.0

fall time

pin configured as

output

2.5

5.0

Table 22.

Dynamic characteristics: SSP pins in SPI mode

Tamb = 40 C to 85 C, VDD(REG)(3V3) = 3.0 V to 3.6 V. Values guaranteed by design.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

SSP master

Tcy(clk)

clock cycle time

full-duplex

mode

[1]

when only

transmitting

tDS

data set-up time

in SPI mode

[2]

14.8

10.5

tDH

data hold time

in SPI mode

[2]

tv(Q)

data output valid time in SPI mode

[2]

-4.0

6.3

th(Q)

data output hold time in SPI mode

[2]

2.4

0.2

SSP slave

Tcy(PCLK)

PCLK cycle time

LPC1786 Datasheet(PDF) 87 Page - NXP Semiconductors

LPC1786 Datasheet(HTML) 87 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL