LPC1786 datasheet(95/117 Pages) NXP

95 / 117 page

LPC178X_7X

All information provided in this document is subject to legal disclaimers.

Objective data sheet

Rev. 2 — 27 May 2011

95 of 117

NXP Semiconductors

LPC178x/7x

32-bit ARM Cortex-M3 microcontroller

12. ADC electrical characteristics

Table 28.

Dynamic characteristics: SD/MMC

Tamb = 40 C to 85 C, VDD(REG)(3V3) = 3.0 V to 3.6 V. Values guaranteed by design.

Symbol

Parameter

Conditions

Min

Max

Unit

fclk

clock frequency

on pin SD_CLK; data transfer mode

MHz

on pin SD_CLK; identification mode

MHz

tsu(D)

data input set-up

time

on pins SD_CMD, SD_DAT[3:0] as

inputs

th(D)

data input hold time on pins SD_CMD, SD_DAT[3:0] as

inputs

td(QV)

data output valid

delay time

on pins SD_CMD, SD_DAT[3:0] as

outputs

-23

th(Q)

data output hold

time

on pins SD_CMD, SD_DAT[3:0] as

outputs

3.5

Fig 30. SD/MMC timing

002aag204

SDIO_SCLK

SDIO_D[3:0](O)

SDIO_D[3:0] (I)

td(QV)

th(D)

tsu(D)

Tcy(clk)

th(Q)

SDIO_CMD (O)

SDO_CMD (I)

Table 29.

ADC characteristics

VDDA = 2.7 V to 3.6 V; Tamb =25 C.

Symbol

Parameter

Conditions

Min

Typ

Max

Unit

VIA

analog input voltage

VDDA

Cia

analog input

capacitance

--<tbd>

Rvsi

voltage source

interface resistance

[8] --<tbd>



12-bit resolution; 400 kSamples/sec

differential linearity

error

[1][2][3] -

1-

LSB

EL(adj)

integral non-linearity

[1][4] -

6-

LSB

offset error

[1][5] -4.5

-LSB

gain error

[1][6] -3

-LSB

absolute error

[1][7] --<tbd>

LSB

fclk(ADC)

ADC clock frequency

12.4

MHz

LPC1786 Datasheet(PDF) 95 Page - NXP Semiconductors

LPC1786 Datasheet(HTML) 95 Page - NXP Semiconductors

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL