AM3359 datasheet(153/195 Pages) TI

153 / 195 page

AM3359, AM3358, AM3357

AM3356, AM3354, AM3352

www.ti.com

SPRS717B

– OCTOBER 2011 – REVISED JANUARY 2012

Table 5-48. DQS[x] and DQ[x] Routing Specification(1)

NO.

PARAMETER

MIN

TYP

MAX

UNIT

Center-to-center DQS[x] spacing

DQS[x] differential pair skew length mismatch(2)

mils

Center-to-center DDR_DQS[x] to other DDR2 trace spacing(3)

DQS[x]/DQ[x] nominal trace length(4)

DQLM-50

DQLM

DQLM+50

mils

DQ[x]-to-DQS[x] skew length mismatch(4)

100

mils

DQ[x]-to-DQ[x] skew length mismatch(4)

100

mils

Center-to-center DQ[x] to other DDR2 trace spacing(3)(5)

Center-to-center DQ[x] to other DQ[x] trace spacing(3)(6)

(1) DQS[x] represents the DQS0 and DQS1 clock net classes, and DQ[x] represents the DQ0 and DQ1 signal net classes.

(2) Differential impedance should be Zo x 2, where Zo is the single-ended impedance defined in Table 5-39.

(3) Center-to-center spacing is allowed to fall to minimum (w) for up to 500 mils of routed length to accommodate BGA escape and routing

congestion.

(4) There is no requirement, and it is not recommended, to skew match between data bytes; i.e., from net classes DQS0 and DQ0 to net

classes DQS1 and DQ1.

(5) Signals from one DQ net class should be considered other DDR2 traces to another DQ net class.

(6) DQLM is the longest Manhattan distance of each of the DQS[x] and DQ[x] net classes.

Peripheral Information and Timings

153

Submit Documentation Feedback

Product Folder Link(s): AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

AM3359 Datasheet(PDF) 153 Page - Texas Instruments