Electronic Components Datasheet Search
  English  ▼

X  

ACS32201 Datasheet(PDF) 49 Page - Integrated Device Technology

Part # ACS32201
Description  PORTABLE CONSUMER DEVICE
PDF  65 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  IDT [Integrated Device Technology]
Direct Link  http://www.idt.com
Logo IDT - Integrated Device Technology

ACS32201 Datasheet(HTML) 49 Page - Integrated Device Technology

Back Button ACS32201 Datasheet HTML 45Page - Integrated Device Technology ACS32201 Datasheet HTML 46Page - Integrated Device Technology ACS32201 Datasheet HTML 47Page - Integrated Device Technology ACS32201 Datasheet HTML 48Page - Integrated Device Technology ACS32201 Datasheet HTML 49Page - Integrated Device Technology ACS32201 Datasheet HTML 50Page - Integrated Device Technology ACS32201 Datasheet HTML 51Page - Integrated Device Technology ACS32201 Datasheet HTML 52Page - Integrated Device Technology ACS32201 Datasheet HTML 53Page - Integrated Device Technology Next Button
Zoom Inzoom in Zoom Outzoom out
 49 / 65 page
background image
IDT CONFIDENTIAL
44
V0.6 07/11
©2011 INTEGRATED DEVICE TECHNOLOGY, INC.
ACS32201
ACS32201
LOW-POWER, HIGH-FIDELITY, CLASS-D AMPLIFIER
5. AUDIO CLOCK GENERATION
5.1.
Internal Clock Generation
The PLL block provides two clocks for the audio portion of the device. They are
•
122.880 MHz (2560 x 48 KHz)
•
112.896 (2560 x 44.1 KHz)
It is important that the crystal oscillator and needed PLLs remain on until all audio functions are dis-
abled.
5.2.
Clocking and Sample Rates
The ACS32201 utilizes internal PLLs to generate the audio master clock (MCLK) at 56.448MHz (22.5792MHz *2.5)
and 61.44MHz (24.576 *2.5). It then generates audio sample rates directly from the master clock. After changing rate,
a delay of up to 5mS may be needed for the part to properly lock PLLs, flush filters, etc.
The clocking of the ACS32201 is controlled using the BR[1:0] and BM[2:0] control bits. Each value of
BR[1:0] + BM[2:0]selects one combination of MCLK division ratios and hence one combination of
sample rates
The BR[1:0] and BM[2:0] bits must be set to configure the appropriate ADC and DAC sample rates in
both master and slave mode.
Register Address
Bit
Label
Type
Default
Description
R25 (19h)
DAC Sample Rate
Control
(DACSR)
7:6
DBCM[1:0]
RW
00
DAC Bit Clock Mode (for data interface DACBCLK
generation in master mode)
00 = Auto
01 = 32x fs
10 = 40x fs
11 = 64x fs
5
RSVD
R
0
Reserved
4:3
DBR[1:0]
RW
10
DAC Base Rate
00 = 32KHz
01 = 44.1KHz
10 = 48KHz
11 = Reserved
2:0
DBM[2:0]
RW
010
DAC Base Rate Multiplier
000 = 0.25x
001 = 0.50x
010 = 1x
011 = 2x
100-111 = Reserved
Table 61. DACSR Register
BR [1:0]
BM [2:0]
MCLK
SAMPLE RATE
00
000
40.96 MHz
8 kHz (MCLK/5120)
001
16 kHz (MCLK/2560)
010
32 kHz (MCLK/1280)
011
Reserved
100-111
Reserved
Table 62. Master Clock and Sample Rates



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com