| Electronic Components Datasheet Search |
|
ACS32201 Datasheet(PDF) 7 Page - Integrated Device Technology |
|
|
|||||||||||||||||||||||||||||
ACS32201 Datasheet(HTML) 7 Page - Integrated Device Technology |
|
7 / 65 page ![]() IDT CONFIDENTIAL 2 V0.6 07/11 ©2011 INTEGRATED DEVICE TECHNOLOGY, INC. ACS32201 ACS32201 LOW-POWER, HIGH-FIDELITY, CLASS-D AMPLIFIER 1. OVERVIEW 1.1. Block Diagrams The ACS32201 is an advanced digital Class-D amplifier. To support the design of audio subsystems in a portable device, the ACS32201 features an intelligent architecture with advanced audio processing algorithms and a 1W/chan- nel filterless stereo class D amplifier. Figure 1. ACS32201 Block Diagram 1.2. Audio Outputs To enhance the sound available from the small, low-power speakers typically found in a portable device, the ACS32201 provides numerous audio enhancement capabilities. The ACS32201 features dual, independent, programmable left/right 6-band equalization, allowing the system designer to provide an advanced system equalizer to accommodate the specific speakers and enclosure design. A compressor/limiter features programmable attack and release thresh- olds, enabling the system designer to attenuate loud noise excursions to avoid speaker artifacts, thus allowing the underlying content to be played at a louder volume without distortion. For compressed audio, a programmable expander is available to help restore the dynamic range of the original content. A stereo depth enhancement algorithm allows common left/right content (e.g. dialog) to be attenuated separately from other content, providing a perceived depth separation between background and foreground audio. Psychoacoustic bass and treble enhancement algo- rithms achieve a rich, full tone even from originally compressed content, and even with speakers generally unable to play low-frequency sounds. PLL Audio Processing Bass/Treble Enhancement SYSTEM EQ SPEAKER EQ 3-D effect Compressor-limiter Dynamic Range Expander DAC Left Class D Left+ BTL Digital PWM controller DACIN Class D Right+ DAC Right Clocking Control I2C_SCL I2C_SDA DACLRCLK DACBCLK MCLK Internal Audio Clock(s) PVDD DVDD_CORE DVDD_IO AVDD vol BTL Digital PWM controller vol 4 DVSS AVSS PVSS 4 4 Vref SPKR_EN TEST 4 VDD_XTAL VDD_PLL2 VDD_PLL1 VDD_PLSS VSS_PLSS VSS_XTAL Class D Left- Class D Right- VDD_PLL3 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |