ADS4128 datasheet(25/61 Pages) TI

25 / 61 page

ADS4128

www.ti.com

SBAS578 – MAY 2012

LVDS CLKOUT

LVDS DATA

STRENGTH

Bits[7:2]

Always write '0'

Bit 1

LVDS CLKOUT STRENGTH: LVDS output clock buffer strength

This bit determines the external termination to be used with the LVDS output clock buffer.

0 = 100-

Ω external termination (default strength)

1 = 50-

Ω external termination (2x strength)

Bit 0

LVDS DATA STRENGTH: LVDS data buffer strength

This bit determines the external termination to be used with all of the LVDS data buffers.

0 = 100-

Ω external termination (default strength)

1 = 50-

Ω external termination (2x strength)

EN OFFSET

DATA FORMAT

CORR

Bits[7:6]

DATA FORMAT: Data format selection

These bits selects the data format.

00 = The DFS pin controls data format selection

10 = Twos complement

11 = Offset binary

Bit 5

ENABLE OFFSET CORR: Offset correction setting

This bit sets the offset correction.

0 = Offset correction disabled

1 = Offset correction enabled

Bits[4:0]

Always write '0'

CUSTOM

PATTERN D11

PATTERN D10

PATTERN D9

PATTERN D8

PATTERN D7

PATTERN D6

PATTERN D5

PATTERN D4

Bits[7:0]

CUSTOM PATTERN

These bits set the custom pattern.

CUSTOM

PATTERN D3

PATTERN D2

PATTERN D1

PATTERN D0

Bits[7:2]

CUSTOM PATTERN

These bits set the custom pattern.

Bits[3:0]

Always write '0'

Submit Documentation Feedback

Product Folder Link(s): ADS4128

ADS4128 Datasheet(PDF) 25 Page - Texas Instruments

ADS4128 Datasheet(HTML) 25 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61

Datasheet Download

Link URL