Electronic Components Datasheet Search
  English  ▼

X  

TAS3202 Datasheet(PDF) 18 Page - Texas Instruments

Click here to check the latest version.
Part # TAS3202
Description  AUDIO DSP WITH ANALOG INTERFACE
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TAS3202 Datasheet(HTML) 18 Page - Texas Instruments

Back Button TAS3202 Datasheet HTML 14Page - Texas Instruments TAS3202 Datasheet HTML 15Page - Texas Instruments TAS3202 Datasheet HTML 16Page - Texas Instruments TAS3202 Datasheet HTML 17Page - Texas Instruments TAS3202 Datasheet HTML 18Page - Texas Instruments TAS3202 Datasheet HTML 19Page - Texas Instruments TAS3202 Datasheet HTML 20Page - Texas Instruments TAS3202 Datasheet HTML 21Page - Texas Instruments TAS3202 Datasheet HTML 22Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 18 / 66 page
background image
TAS3202
SLES208B – JUNE 2009 – REVISED MARCH 2011
www.ti.com
5
Clock Controls
Clock management for the TAS3202 consists of two control structures:
•
Master clock management
–
Oversees the selection of the clock frequencies for the 8051 microprocessor, the I2C controller, and
the audio DSP core
–
The master clock (MCLK_IN or XTAL_IN) is the source for these clocks.
–
In most applications, the master clock drives an on-chip digital phase-locked loop (DPLL), and the
DPLL output drives the microprocessor and audio DSP clocks.
–
Also available is the DPLL bypass mode, in which the high-speed master clock directly drives the
microprocessor and audio DSP clocks.
•
Serial audio port (SAP) clock management
–
Oversees SAP master/slave mode
–
Controls output of SCLKOUT, and LRCLK in the SAP master mode
Input pin MCLK_IN or XTAL_IN provides the master clock for the TAS3202. Within the TAS3202, these
two inputs are combined by an OR gate and, thus, only one of these two sources can be active at any one
time. The source that is not active must be logic 0.
The TAS3202 only supports dynamic sample-rate changes between any of the supported sample
frequencies when a fixed-frequency master clock is provided. During dynamic sample-rate changes, the
TAS3202 remains in normal operation and the register contents are preserved. To avoid producing audio
artifacts during the sample-rate changes, a volume or mute control can be included in the application
firmware that mutes the output signal during the sample-rate change. The fixed-frequency clock can be
provided by a crystal attached to XTAL_IN and XTAL_OUT or an external 3.3-V fixed-frequency TTL
source attached to MCLK_IN.
When the TAS3202 is used in a system in which the master clock frequency (fMCLK ) can change, the
TAS3202 must be reset during the frequency change. In these cases, the procedure shown in Figure 5-1
should be used.
18
Clock Controls
Copyright © 2009–2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TAS3202



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com