Electronic Components Datasheet Search
  English  ▼

X  

TAS3202 Datasheet(PDF) 40 Page - Texas Instruments

Click here to check the latest version.
Part # TAS3202
Description  AUDIO DSP WITH ANALOG INTERFACE
PDF  66 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TAS3202 Datasheet(HTML) 40 Page - Texas Instruments

Back Button TAS3202 Datasheet HTML 36Page - Texas Instruments TAS3202 Datasheet HTML 37Page - Texas Instruments TAS3202 Datasheet HTML 38Page - Texas Instruments TAS3202 Datasheet HTML 39Page - Texas Instruments TAS3202 Datasheet HTML 40Page - Texas Instruments TAS3202 Datasheet HTML 41Page - Texas Instruments TAS3202 Datasheet HTML 42Page - Texas Instruments TAS3202 Datasheet HTML 43Page - Texas Instruments TAS3202 Datasheet HTML 44Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 40 / 66 page
background image
XTALI
MCLKO
MCLKI
tw(MCLKI)
tf(MCLKO)
tc(1)
tc(2)
tc(3)
tw(MCLKO)
tr(MCLKO)
td(MI-MO)
T0088-01
TAS3202
SLES208B – JUNE 2009 – REVISED MARCH 2011
www.ti.com
8.6
Timing Characteristics
The following sections describe the timing characteristics of the TAS3202.
8.7
Master Clock
over recommended operating conditions (unless otherwise noted)
TEST
PARAMETER
MIN
TYP
MAX
UNIT
CONDITIONS
f(XTAL_IN)
Frequency, XTAL_IN (1/ tc(1))
See (1)
512Fs
Hz
tc(1)
Cycle time, XTAL_IN
1÷512Fs
Sec
f(MCLK_IN)
Frequency, MCLK_IN (1/ tc(2))
512Fs
Hz
tw(MCLK_IN)
Pulse duration, MCLK_IN high
See (2)
0.4 tc(2)
0.5 tc(2)
0.6 tc(2)
ns
Crystal frequency deviation
50
ppm
f(MCLKO)
Frequency, MCLKO (1/ tc(3))
256Fs
Hz
tr(MCLKO)
Rise time, MCLKO
CL = 30 pF
15
ns
tf(MCLKO)
Fall time, MCLKO
CL = 30 pF
15
ns
tw(MCLK_IN)
Pulse duration, MCLKO high
See (3)
HMCLKO
ns
XTAL_IN master clock
80
source
MCLKO jitter
ps
MCLK_IN master clock
See (4)
source
MCLKO = MCLK_IN
See (5)
20
Delay time, MCLK_IN rising
td(MI-MO)
ns
edge to MCLKO rising edge
MCLKO < MCLK_IN
See (5) (6)
20
(1)
Duty cycle is 50/50.
(2)
Period of MCLK_IN = TMCLK_IN = 1/fMCLK_IN
(3)
HMCLKO = 1/(2 × MCLKO). MCLKO has the same duty cycle as MCLK_IN when MCLKO = MCLK_IN. When MCLKO = 0.5 MCLK_IN or
0.25 MCLK_IN, the duty cycle of MCLKO is typically 50%.
(4)
When MCLKO is derived from MCLK_IN, MCLKO jitter = MCLK_IN jitter
(5)
Only applies when MCLK_IN is selected as master source clock
(6)
Also applies to MCLKO falling edge when MCLKO = MCLK_IN/2 or MCLK_IN/4
Figure 8-3. Master Clock Signal Timing Waveforms
40
Electrical Specifications
Copyright © 2009–2011, Texas Instruments Incorporated
Submit Documentation Feedback
Product Folder Link(s): TAS3202



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com