Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

WM8352 Datasheet(PDF) 247 Page - Wolfson Microelectronics plc

Part # WM8352
Description  Wolfson AudioPlus™ Stereo CODEC with Power Management
PDF  336 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  WOLFSON [Wolfson Microelectronics plc]
Direct Link  http://www.wolfsonmicro.com
Logo WOLFSON - Wolfson Microelectronics plc

WM8352 Datasheet(HTML) 247 Page - Wolfson Microelectronics plc

Back Button WM8352 Datasheet HTML 243Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 244Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 245Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 246Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 247Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 248Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 249Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 250Page - Wolfson Microelectronics plc WM8352 Datasheet HTML 251Page - Wolfson Microelectronics plc Next Button
Zoom Inzoom in Zoom Outzoom out
 247 / 336 page
background image
Production Data
WM8352
w
PD, February 2011, Rev 4.4
247
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
R51 (33h)
DAC Digital
Volume R
15
DACR_ENA
0
Right DAC enable
0 = disabled
1 = enabled
8
DAC_VU
0
DAC left and DAC right volume do not update until a
1 is written to either DAC_VU register bit.
7:0
DACR_VOL[7:0] 1100_0000 Right DAC digital volume control:
0000_0000 = Digital mute
0000_0001 = -71.625dB
0000_0010 = -71.25dB
… (0.375dB steps)
1100_000 = 0dB
Register 33h DAC Digital Volume R
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
R53 (35h)
DAC LR
Rate
11
DACLRC_ENA
0
Enables DAC LRC generation in Master
mode
0 = disabled
1 = enabled
10:0
DACLRC_RATE[10:0] 000_0100_0000 Determines the number of bit clocks per LRC
phase (when enabled)
00000000000 = invalid
...
00000000111 = invalid
00000001000 = 8 BCPS
…
11111111111 = 2047 BCPS
Register 35h DAC LR Rate
REGISTER
ADDRESS
BIT
LABEL
DEFAULT
DESCRIPTION
REFER TO
R54 (36h)
DAC Clock
Control
4
DACCLK_POL
0
DAC Clock Polarity
0 = Normal
1 = Inverted
2:0
DAC_CLKDIV[2:0]
000
DAC Sample rate divider
000 = SYSCLK / 1.0
001 = SYSCLK / 1.5
010 = SYSCLK / 2
011 = SYSCLK / 3
100 = SYSCLK / 4
101 = SYSCLK / 5.5
110 = SYSCLK / 6
111 = Reserved
Register 36h DAC Clock Control



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com