| Electronic Components Datasheet Search |
|
CT2565 Datasheet(PDF) 15 Page - Aeroflex Circuit Technology |
|
|
|||||||||||||||||||||||||||||
CT2565 Datasheet(HTML) 15 Page - Aeroflex Circuit Technology |
|
15 / 31 page ![]() Aeroflex Circuit Technology 15 SCDCT2565 REV B 8/10/99 Plainview NY (516) 694-6700 HSFAIL (5) BUSACK (59) BUSGRNT (45) BUSREQ (19) t3 t2 t1 SYMBOL DESCRIPTION MIN MAX UNITS t1 BUSREQ pulse width 667 - ns t2 BUSGRNT delay CMD WORD TX DATA WORD RX DATA 0 0 0 1.5 15.5 2.33 µs µs µs t3 BUSGRNT to BUSACK delay 40 166 ns Note: HSFAIL will go low following a BUSREQ to BUSGRNT timeout. Figure 14 – RTU Handshake Timing Figure 15 – RTU Read/Write Timing ADRINC (49) OE (18) CS (17) D0 - D15 BUSACK (59) WR (44) VALID VALID t7 t4 t8 t9 t10 t5 t5 t6 t3 t2 t1 t4 MEMORY WRITE MEMORY READ CYCLE SYMBOL DESCRIPTION MIN TYP MAX UNITS Read t1 BUSACK to OE delay - - 25 ns t2 OE to CS delay - - 25 ns t3 Data setup time - - 250 ns t4 CS, OE and BUSACK pulse width - 500 - ns t5 CS to ADRINC delay - - 25 ns t6 ADRINC pulse width 80 - 166 ns Write t7 BUSACK to CS delay - - 225 ns t8 WR to CS delay - - 25 ns t9 CS and WR pulse width 150 166 180 ns t10 Data valid setup prior to leading edge of WR 60 - 100 ns |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |