AM3359 datasheet(189/236 Pages) TI

189 / 236 page

AM3359, AM3358, AM3357

AM3356, AM3354, AM3352

www.ti.com

SPRS717F – OCTOBER 2011 – REVISED APRIL 2013

5.7

Inter-Integrated Circuit (I2C)

For more information, see the Inter-Integrated Circuit (I2C) section of the AM335x ARM Cortex-A8

Microprocessors (MPUs) Technical Reference Manual (literature number SPRUH73).

5.7.1

I2C Electrical Data and Timing

Table 5-68. I2C Timing Conditions - Slave Mode

STANDARD MODE

FAST MODE

TIMING CONDITION PARAMETER

UNIT

MIN

MAX

MIN

MAX

Output Condition

Capacitive load for each bus line

400

Table 5-69. Timing Requirements for I2C Input Timings

(see Figure 5-68)

STANDARD MODE

FAST MODE

NO.

UNIT

MIN

MAX

MIN

MAX

tc(SCL)

Cycle time, SCL

2.5

Setup Time, SCL high before SDA low (for a repeated

tsu(SCLH-SDAL)

4.7

0.6

START condition)

Hold time, SCL low after SDA low (for a START and a

th(SDAL-SCLL)

0.6

repeated START condition)

tw(SCLL)

Pulse duration, SCL low

4.7

1.3

tw(SCLH)

Pulse duration, SCL high

0.6

tsu(SDAV-SCLH)

Setup time, SDA valid before SCL high

250

100(1)

th(SCLL-SDAV)

Hold time, SDA valid after SCL low

0(2)

3.45(3)

0(2)

0.9(3)

Pulse duration, SDA high between STOP and START

tw(SDAH)

4.7

1.3

conditions

tr(SDA)

Rise time, SDA

1000

300

tr(SCL)

Rise time, SCL

1000

300

tf(SDA)

Fall time, SDA

300

tf(SCL)

Fall time, SCL

300

tsu(SCLH-SDAH)

Setup time, high before SDA high (for STOP condition)

0.6

tw(SP)

Pulse duration, spike (must be suppressed)

(1) A fast-mode I2C-bus™ device can be used in a standard-mode I2C-bus system, but the requirement tsu(SDA-SCLH)≥ 250 ns must then be

met. This is automatically the case if the device does not stretch the LOW period of the SCL signal. If such a device stretches the LOW

period of the SCL signal, it must output the next data bit to the SDA line tr max + tsu(SDA-SCLH) = 1000 + 250 = 1250 ns (according to the

standard-mode I2C-Bus Specification) before the SCL line is released.

(2) A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIHmin of the SCL signal) to bridge the

undefined region of the falling edge of SCL.

(3) The maximum th(SDA-SCLL) has only to be met if the device does not stretch the low period [tw(SCLL)] of the SCL signal.

Peripheral Information and Timings

189

Submit Documentation Feedback

Product Folder Links: AM3359 AM3358 AM3357 AM3356 AM3354 AM3352

AM3359 Datasheet(PDF) 189 Page - Texas Instruments

AM3359 Datasheet(HTML) 189 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL