Electronic Components Datasheet Search
  English  ▼

X  

EP2C8A Datasheet(PDF) 136 Page - Altera Corporation

Part # EP2C8A
Description  Section I. Cyclone II Device Family Data Sheet
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ALTERA [Altera Corporation]
Direct Link  http://www.altera.com
Logo ALTERA - Altera Corporation

EP2C8A Datasheet(HTML) 136 Page - Altera Corporation

Back Button EP2C8A Datasheet HTML 132Page - Altera Corporation EP2C8A Datasheet HTML 133Page - Altera Corporation EP2C8A Datasheet HTML 134Page - Altera Corporation EP2C8A Datasheet HTML 135Page - Altera Corporation EP2C8A Datasheet HTML 136Page - Altera Corporation EP2C8A Datasheet HTML 137Page - Altera Corporation EP2C8A Datasheet HTML 138Page - Altera Corporation EP2C8A Datasheet HTML 139Page - Altera Corporation EP2C8A Datasheet HTML 140Page - Altera Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 136 / 168 page
background image
5–46
Altera Corporation
Cyclone II Device Handbook, Volume 1
February 2008
Timing Specifications
Maximum Input and Output Clock Rate
Maximum clock toggle rate is defined as the maximum frequency
achievable for a clock type signal at an I/O pin. The I/O pin can be a
regular I/O pin or a dedicated clock I/O pin.
The maximum clock toggle rate is different from the maximum data bit
rate. If the maximum clock toggle rate on a regular I/O pin is 300 MHz,
the maximum data bit rate for dual data rate (DDR) could be potentially
as high as 600 Mbps on the same I/O pin.
Table 5–44 specifies the maximum input clock toggle rates. Table 5–45
specifies the maximum output clock toggle rates at default load.
Table 5–46 specifies the derating factors for the output clock toggle rate
for non-default load.
To calculate the output toggle rate for a non-default load, use this
formula:
The toggle rate for a non-default load
LVDS
—
tOP
1216
1275
2089
2184
2272
2278
ps
tDI P
1340
1407
2297
2421
2545
2545
ps
RSDS
—
tOP
1216
1275
2089
2184
2272
2278
ps
tDIP
1340
1407
2297
2421
2545
2545
ps
MINI_LVDS
—
tOP
1216
1275
2089
2184
2272
2278
ps
tDIP
1340
1407
2297
2421
2545
2545
ps
PCI
—
tOP
989
1036
2070
2214
2352
2358
ps
tDIP
1113
1168
2278
2451
2625
2625
ps
PCI-X
—
tOP
989
1036
2070
2214
2352
2358
ps
tDIP
1113
1168
2278
2451
2625
2625
ps
Notes to Table 5–43:
(1)
This is the default setting in the Quartus II software.
(2)
These numbers are for commercial devices.
(3)
These numbers are for automotive devices.
Table 5–43. Cyclone II I/O Output Delay for Row Pins (Part 4 of 4)
I/O Standard
Drive
Strength
Parameter
Fast Corner
–6
Speed
Grade
–7
Speed
Grade
(2)
–7
Speed
Grade
(3)
–8
Speed
Grade
Unit
Industrial
/Auto-
motive
Commer-
cial



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com