Electronic Components Datasheet Search
  English  ▼

X  

ADSP-TS101S Datasheet(PDF) 6 Page - Analog Devices

Part # ADSP-TS101S
Description  TigerSHARC Embedded Processor
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

ADSP-TS101S Datasheet(HTML) 6 Page - Analog Devices

Back Button ADSP-TS101S Datasheet HTML 2Page - Analog Devices ADSP-TS101S Datasheet HTML 3Page - Analog Devices ADSP-TS101S Datasheet HTML 4Page - Analog Devices ADSP-TS101S Datasheet HTML 5Page - Analog Devices ADSP-TS101S Datasheet HTML 6Page - Analog Devices ADSP-TS101S Datasheet HTML 7Page - Analog Devices ADSP-TS101S Datasheet HTML 8Page - Analog Devices ADSP-TS101S Datasheet HTML 9Page - Analog Devices ADSP-TS101S Datasheet HTML 10Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 48 page
background image
Rev. C
|
Page 6 of 48
|
May 2009
ADSP-TS101S
EXTERNAL PORT
(OFF-CHIP MEMORY/PERIPHERALS INTERFACE)
The ADSP-TS101S processor’s external port provides the pro-
cessor’s interface to off-chip memory and peripherals. The
4G word address space is included in the DSP’s unified address
space. The separate on-chip buses—three 128-bit data buses and
three 32-bit address buses—are multiplexed at the external port
to create an external system bus with a single 64-bit data bus
and a single 32-bit address bus. The external port supports data
transfer rates of 800M bytes per second over external bus.
The external bus can be configured for 32- or 64-bit operation.
When the system bus is configured for 64-bit operation, the
lower 32 bits of the external data bus connect to even addresses,
and the upper 32 bits connect to odd addresses.
The external port supports pipelined, slow, and SDRAM proto-
cols. Addressing of external memory devices and memory-
mapped peripherals is facilitated by on-chip decoding of high-
order address lines to generate memory bank select signals.
The ADSP-TS101S provides programmable memory, pipeline
depth, and idle cycle for synchronous accesses, and external
acknowledge controls to support interfacing to pipelined or
slow devices, host processors, and other memory-mapped
peripherals with variable access, hold, and disable time
requirements.
Figure 3. Memory Map
RESERVED
RESERVED
RESERVED
RESERV ED
INTE RNAL REG ISTERS (UREGS )
INTERNAL MEMORY 2
INTERNAL MEMORY 1
INTERNAL MEMORY 0
0x003FFFFF
0x00300000
0x00280000
0x00200000
0x001807FF
0x00180000
0x0010FFFF
0x00100000
0x0008FFFF
0x00080000
0x0000FFFF
0x00000000
INTERNAL SPACE
PROCESSOR ID 7
PROCESSOR ID 6
PROCESSOR ID 5
PROCESSOR ID 4
PROCESSOR ID 3
PROCESSOR ID 2
PROCESSOR ID 1
PROCESSOR ID 0
BROADCAST
HOST
(
MSH)
BANK 1
(
MS1)
BANK 0
(
MS0)
SDRAM
(
MSSD)
INTERNAL MEMORY
0x10000000
0x0C000000
0x08000000
0x04000000
0x03C00000
0x03800000
0x03400000
0x03000000
0x02C00000
0x02800000
0x02400000
0x02000000
0x01C00000
0x003FFFFF
0x00000000
GLOBAL SPACE
0xFFFFFFFF
EACH IS A COPY
OF INTERNAL SPACE
RESERVED



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com