ADSP-TS101S datasheet(24/48 Pages) AD

24 / 48 page

Rev. C

Page 24 of 48

May 2009

ADSP-TS101S

Table 25. Power-Up Reset Timing

Parameter

Min

Max

Unit

Timing Requirements

tSTART_LO

RESET Deasserted After VDD, VDD_A, VDD_IO, SCLK/LCLK, and

Static/Strap Pins Are Stable and Within Specification

2ms

tPULSE1_HI

RESET Deasserted for First Pulse

50  tSCLK

100  tSCLK

tPULSE2_LO

RESET Asserted for Second Pulse

100  tSCLK

tTRST_PWR

TRST Asserted During Power-Up Reset

2  tSCLK

1 Applies after VDD, VDD_A, VDD_IO, and SCLK/LCLK and static/strap pins are stable and within specification, and before RESET is deasserted.

Figure 14. Power-Up Reset Timing

Table 26. Normal Reset Timing

Parameter

Min

Max

Unit

Timing Requirements

tRST_IN

RESET Asserted

100  tSCLK

tSTRAP

RESET Deasserted After Strap Pins Stable

Figure 15. Normal Reset (Hot Reset) Timing

RESET

TRST

tTRST_PW R

tSTART_LO

VDD, VDD_A, VDD_IO,

SCL K/LCLK,

STAT IC/STR AP

PINS

tPULSE1_HI

tPULSE2_LO

RESET

STRAP PINS

tRST_IN

tSTRAP

ADSP-TS101S Datasheet(PDF) 24 Page - Analog Devices

ADSP-TS101S Datasheet(HTML) 24 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48

Datasheet Download

Link URL