TLK111 datasheet(71/110 Pages) TI1

71 / 110 page

TLK111

www.ti.com

SLLSEF8B – AUGUST 2013 – REVISED JANUARY 2014

8.1.22 RMII Control and Status Register (RCSR)

This register configures the RMII Mode of operation. When RMII mode is disabled, the RMII functionality is

bypassed.

Table 8-26. RMII Control and Status Register (RCSR), address 0x0017

BIT

NAME

DEFAULT

DESCRIPTION

15:6

RESERVED

0000 0000 00, RO

RESERVED: Writes ignored, read as 0.

RMII Mode

0, RW, Pin_Strap

RMII Mode Enable: RMII Mode is operational if device powered up in RMII mode

(pin_strap) and 50Mhz clock present. Please note, that in order to switch from RMII to MII

and vise versa, the PHY must initialize after power up in RMII mode (Strap is '1' and

REF_CLK is 50MHz). If the PHY initializes in MII mode, this bit has no effect.

1 = Enable RMII (Reduced MII) mode of operation

0 = Enable MII mode of operation

RMII Revision

0, RW

RMII Revision Select:

Select

1 = (RMII revision 1.0) CRS_DV will remain asserted until final data is transferred.

CRS_DV will not toggle at the end of a packet.

0 = (RMII revision 1.2) CRS_DV will toggle at the end of a packet to indicate de-

assertion of CRS.

RMII OVFL Status

0, COR

RX FIFO Over Flow Status:

1 = Normal

0 = Overflow detected

RMII OVFL Status

0, COR

RX FIFO Under Flow Status:

1 = Normal

0 = Underflow detected

1:0

ELAST_BUF

01, RW

Receive Elasticity Buffer Size:

This field controls the Receive Elasticity Buffer which allows for frequency variation

tolerance between the 50MHz RMII clock and the recovered data. The following values

indicate the tolerance in bits for a single packet. The minimum setting allows for standard

Ethernet frame sizes at ±50ppm accuracy for both RMII and Receive clocks. For greater

frequency tolerance the packet lengths may be scaled (for ±100ppm, divide the packet

lengths by 2).

00 = 14 bit tolerance (up to 16800 byte packets)

01 = 2 bit tolerance (up to 2400 byte packets)

10 = 6 bit tolerance (up to 7200 byte packets)

11 = 10 bit tolerance (up to 12000 byte packets)

Submit Documentation Feedback

Product Folder Links: TLK111

TLK111 Datasheet(PDF) 71 Page - Texas Instruments

TLK111 Datasheet(HTML) 71 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL