Electronic Components Datasheet Search
  English  ▼

X  

Preview PDF HTML

82374EB Datasheet(PDF) 180 Page - Intel Corporation

Part # 82374EB
Description  SYSTEM COMPONENT (ESC)
PDF  208 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82374EB Datasheet(HTML) 180 Page - Intel Corporation

Back Button 82374EB Datasheet HTML 176Page - Intel Corporation 82374EB Datasheet HTML 177Page - Intel Corporation 82374EB Datasheet HTML 178Page - Intel Corporation 82374EB Datasheet HTML 179Page - Intel Corporation 82374EB Datasheet HTML 180Page - Intel Corporation 82374EB Datasheet HTML 181Page - Intel Corporation 82374EB Datasheet HTML 182Page - Intel Corporation 82374EB Datasheet HTML 183Page - Intel Corporation 82374EB Datasheet HTML 184Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 180 / 208 page
background image
82374EB82374SB
120 INTEGRATED SUPPORT LOGIC
The ESC integrates support logic for assorted functions for a typical EISA system board The following func-
tions are directly supported by the ESC
 EISA Address Buffer Control
 Coprocessor Interface
 BIOS Interface
 Keyboard Controller Interface
 Real Time Clock Interface
 Floppy Disk Controller Interface
 Configuration RAM Interface
 X-Bus and IDE Decode
NOTE
The ESC directly supports X-Bus Floppy Disk Controller and IDE If the IDE resides on another bus
(eg
ISA or PCI Bus) additional hardware (to modify the X-Bus signals) is required to support the
X-Bus Floppy Disk Controller
121 EISA Address Buffer Control
The EISA Bus consists of unlatched addresses (LA 312 ) and latched addresses (SA 192 ) EISA devices
generate or monitor LA addresses and ISA devices generate or monitor SA addresses Three Discrete F543s
are used to generate the SA address from LA and LA addresses from SA addresses (Figure 28) The ESC
generates the control signals SALE
LASAOE
and SALAOE
for the F543s These signals control the
direction of the address flow For EISA master DMA and Refresh cycles the the LA addresses are generated
by the master device and the SA addresses are driven by the F543s For ISA master devices the SA
addresses are generated by the master device and the LA addresses by driven by the F543s
180



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com