| Electronic Components Datasheet Search |
|
82802AB Datasheet(PDF) 38 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
82802AB Datasheet(HTML) 38 Page - Intel Corporation |
|
38 / 53 page ![]() Intel ® 82802AB/AC Firmware Hub R 38 Datasheet 5.2.3.2. Signal Timing Parameters Table 12. Signal Timing Parameters Symbol PCI Symbol Parameter Condition Min. Max. Units Notes TCHQV tval CLK to data out 2 11 ns 1 TCHQX ton CLK to active (float to active delay) 2 ns 2 TCHQZ toff CLK to inactive (active to float delay) 28 ns 2 TAVCH TDVCH tsu Input setup time 7 ns 3 TCHAX TCHDX th Input hold time 0 ns 3 TVSPL trst Reset active time after power stable 1 ms TCSPL trst-clk Reset active time after CLK stable 100 µs TPLQZ trst-off Reset active to output float delay 48 ns 2 Note: 1. Minimum and maximum times have different loads. See PCI spec. 2. For purposes of active/float timing measurements, the Hi-Z or Off state is defined as that in which the total current delivered through the component pin is less than or equal to the leakage current specification. 3. This parameter applies to any input type (excluding CLK). Figure 8. Output Timing Parameters T_off T_val V_test T_on V_th V_tl CLK FWH[3:0] (Valid Output Data) FWH[3:0] (Float Output Data) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |