Electronic Components Datasheet Search
  English  ▼

X  

82802AB Datasheet(PDF) 47 Page - Intel Corporation

Part # 82802AB
Description  Firmware Hub (FWH)
PDF  53 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  INTEL [Intel Corporation]
Direct Link  http://www.intel.com
Logo INTEL - Intel Corporation

82802AB Datasheet(HTML) 47 Page - Intel Corporation

Back Button 82802AB Datasheet HTML 43Page - Intel Corporation 82802AB Datasheet HTML 44Page - Intel Corporation 82802AB Datasheet HTML 45Page - Intel Corporation 82802AB Datasheet HTML 46Page - Intel Corporation 82802AB Datasheet HTML 47Page - Intel Corporation 82802AB Datasheet HTML 48Page - Intel Corporation 82802AB Datasheet HTML 49Page - Intel Corporation 82802AB Datasheet HTML 50Page - Intel Corporation 82802AB Datasheet HTML 51Page - Intel Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 47 / 53 page
background image
Intel
® 82802AB/AC Firmware Hub
R
Datasheet
47
6.
PROM Programming Specifications
6.1.
Programming (“A/A Mux”) Mode Operation
The Intel® 82802 is designed to offer a parallel programming mode for faster factory programming. This
mode, called the A/A Mux mode, is selected by IC high. The IC pin is pulled down internally in the
Intel® 82802, so it should be expected that a modest current will be drawn. (See the pin descriptions in
Table 1 for further information.)
The following information applies only to the Intel® 82802 when in the A/A Mux mode. Information
regarding the FWH mode (i.e., the standard operating mode) is provided in earlier chapters of this
document
6.2.
Bus Operation
All A/A mux bus cycles can be conformed to operate on most automated test equipment and PROM
programmers.
6.2.1.
Output Disable/Enable
With OE# at the logic-high level (VIH), the device outputs are disabled. Output pins DQ0–DQ7 are
placed in the high-impedance state. With OE# at the logic-low level (VIL), the device outputs are
enabled. Output pins DQ0–DQ7 are placed in the output-drive state.
6.2.2.
Row/Column Addresses
R/C# is the A/A mux control pin used to latch row (A0–A10) and column addresses (A11–A18/4 Mbits,
or A[11:19] /8 Mbits). R/C# latches row addresses on the falling edge and column addresses on the rising
edge.
6.2.3.
Read Operation
Block information, identifier codes or status register data can be read independently of the VPP voltage.
The first task is to write the appropriate read-mode command (Read Array, Read Identifier Codes or
Read Status Register) to the CUI. Upon initial device power-up or after exit from reset, the device
defaults to the read array mode. Four control pins dictate the data flow into and out of the component:
R/C#, OE#, WE#, and RST#. R/C# is the A/A mux control pin used to latch row and column addresses.
OE#, the data output control pin (DQ0–DQ7), drives the selected memory data onto the I/O bus, when
active. WE# and RST# must be at VIH.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com