27

UCC24636

www.ti.com

SLUSCG2A – MARCH 2016 – REVISED MARCH 2016

Product Folder Links: UCC24636

Submit Documentation Feedback

Copyright © 2016, Texas Instruments Incorporated

9.3 Do's and Don'ts

•

Do operate the device within the recommended operating maximum parameters. Consider output overvoltage

conditions when determining stress.

•

Do consider the guideline for setting the blanking time resistor value illustrated in Figure 16.

•

Do not use the UCC24636 in CCM flyback converter designs. For CCM designs, use the UCC24630 with the

CCM dead time control function.

•

Do not use the UCC24636 in LLC converters as they can operate in CCM.

•

Do not add capacitance to the TBLK pin.

•

Do not add significant external capacitance to the VPC pin as there will be increased delay of the signal. If

filtering is necessary a recommended maximum capacitance is 15 pF with a lower resistor divider network

value of 10 k

Ω.

10 Power Supply Recommendations

The VDD operating range allows direct connection to converter outputs from 5 V to 24 V. Since the driver and

control share the same VDD and ground, it is recommended to place a good quality ceramic capacitor as close

as possible to VDD and GND pins. To reduce VDD noise and eliminate high-frequency ripple current injected

from the converter output, it is recommended to place a small resistance of 2.2

Ω to 10 Ω between the converter

output and VDD. The device can tolerate VDD rise times from 100 µs to very long rise times typical of constant

current chargers. The start-up sequence will always be as shown in Figure 12. VDD can be connected to an

external bias to extend the device's operating range to be compatible with converter output voltages below 3.5 V

or above 24 V.