| Electronic Components Datasheet Search |
|
LP5523 Datasheet(PDF) 24 Page - Texas Instruments |
|
|
|
|||||||||||||||||||||||||||||
LP5523 Datasheet(HTML) 24 Page - Texas Instruments |
|
24 / 56 page ![]() LP5523 SNVS550D – SEPTEMBER 2009 – REVISED MAY 2013 www.ti.com Table 3. Control Register Map (continued) Hex Read/ Default Value Register Name Bit(s) Bit Mnemonic and Description Address Write After Reset 50 PROGRAM MEMORY [15:8] R/W 00000000 00H/10H/20H/30H/40H/50 51 [7:0] R/W 00000000 H 52 PROGRAM MEMORY [15:8] R/W 00000000 01H/11H/21H/31H/41H/51 53 [7:0] R/W 00000000 H 54 PROGRAM MEMORY [15:8] R/W 00000000 02H/12H/22H/32H/42H/52 55 [7:0] R/W 00000000 H 56 PROGRAM MEMORY [15:8] R/W 00000000 03H/13H/23H/33H/43H/53 57 [7:0] R/W 00000000 H 58 PROGRAM MEMORY [15:8] R/W 00000000 04H/14H/24H/34H/44H/54 59 [7:0] R/W 00000000 H 5A PROGRAM MEMORY [15:8] R/W 00000000 05H/15H/25H/35H/45H/55 5B [7:0] R/W 00000000 H 5C PROGRAM MEMORY [15:8] R/W 00000000 06H/16H/26H/36H/46H/56 CMD 5D [7:0] R/W 00000000 H Every Instruction is 16-bit width. 5E PROGRAM MEMORY [15:8] R/W 00000000 The LP5523 can store 96 instructions. Each 07H/17H/27H/37H/47H/57 instruction consists of 16 bits. Because one register 5F [7:0] R/W 00000000 H has only 8 bits, one instruction requires two register addresses. In order to reduce program load time 60 PROGRAM MEMORY [15:8] R/W 00000000 the LP5523 supports address auto-incrementation. 08H/18H/28H/38H/48H/58 61 [7:0] R/W 00000000 Register address is incremented after each 8 data H bits. Thus the whole program memory page can be 62 PROGRAM MEMORY [15:8] R/W 00000000 written in one serial bus write sequence. 09H/19H/29H/39H/49H/59 63 [7:0] R/W 00000000 H 64 PROGRAM MEMORY [15:8] R/W 00000000 0AH/1AH/2AH/3AH/4AH/5 65 [7:0] R/W 00000000 AH 66 PROGRAM MEMORY [15:8] R/W 00000000 0BH/1BH/2BH/3BH/4BH/5 67 [7:0] R/W 00000000 BH 68 PROGRAM MEMORY [15:8] R/W 00000000 0CH/1CH/2CH/3CH/4CH/ 69 [7:0] R/W 00000000 5CH 6A PROGRAM MEMORY [15:8] R/W 00000000 0DH/1DH/2DH/36D/46D/5 6B [7:0] R/W 00000000 DH 6C PROGRAM MEMORY [15:8] R/W 00000000 0EH/1EH/2EH/3EH/4EH/5 6D [7:0] R/W 00000000 EH 6E PROGRAM MEMORY [15:8] R/W 00000000 0FH/1FH/2FH/3FH/4FH/5 6F [7:0] R/W 00000000 FH GPO [7] R 0xxxxxxx Engine 1 mapping information, GPO pin 70 ENG1 MAPPING MSB D9 [0] R xxxxxxx0 Engine 1 mapping information, D9 output 24 Submit Documentation Feedback Copyright © 2009–2013, Texas Instruments Incorporated Product Folder Links: LP5523 |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |