Electronic Components Datasheet Search
  English  ▼

X  

GS2965 Datasheet(PDF) 8 Page - Semtech Corporation

Part # GS2965
Description  Multi-Rate SDI Reclocker with Equalization & De-emphasis
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SEMTECH [Semtech Corporation]
Direct Link  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

GS2965 Datasheet(HTML) 8 Page - Semtech Corporation

Back Button GS2965 Datasheet HTML 4Page - Semtech Corporation GS2965 Datasheet HTML 5Page - Semtech Corporation GS2965 Datasheet HTML 6Page - Semtech Corporation GS2965 Datasheet HTML 7Page - Semtech Corporation GS2965 Datasheet HTML 8Page - Semtech Corporation GS2965 Datasheet HTML 9Page - Semtech Corporation GS2965 Datasheet HTML 10Page - Semtech Corporation GS2965 Datasheet HTML 11Page - Semtech Corporation GS2965 Datasheet HTML 12Page - Semtech Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 8 / 41 page
background image
GS2965 Multi-Rate SDI Reclocker with Equalization &
De-emphasis
Data Sheet
52462 - 4
July 2012
8 of 41
Proprietary & Confidential
1.3 Default Start-up Settings
The GS2965 has some functions that are not accessible via direct pin control, and are
only accessible through the host interface registers. These functions have an internal
pull-up or pull-down resistor that sets the default logic level or start-up state, if it is not
already set by a pin.
If the user wishes to override these logic levels, the associated bit should be programmed
within the PIN_OR_1 register (pin override register) at address 0x0C. The logic values
within the PIN_OR_1 register become active when the user sets the Pin Override Enable
bit to HIGH within that same register.
Table 1-2 shows:
1. The default logic state set by the internal pull up or pull down resistors.
2. The default values within the Pin Override register upon reset.
More details are given in Section 4.15.
Table 1-2: GS2965 Default Start-up Settings
Name
Description
Default State set by
Internal Resistors
Default State within
the Pin Override
Register
DDI_SEL[0:1]
Selects one of two serial digital input signals for
processing. DDI0 is selected by default.
0:0
0:0
BYPASS
Bypasses the reclocker stage when set HIGH.
0
0
AUTOBYPASS
When set HIGH, this bit automatically bypasses the
reclocker stage when the PLL is not locked to a
supported rate.
00
AUTO/MAN
When set HIGH, the standard is automatically detected
from the input data rate.
10
SS0, SS1
When AUTO/MAN is set HIGH, SS[1:0] are outputs
displaying the data rate to which the PLL has locked.
Therefore, they will not have default values.
None
0:0
KBB
Controls the loop bandwidth of the PLL.
Floating
Ground
DATA_MUTE
Mutes the DDO0/DDO0 and DDO1/DDO1 (if data is
selected) outputs when LOW.
10
DDO1_DISABLE
Disables the DDO1/RCO and DDO1/RCO outputs
when LOW.
00
DATA/CLOCK
HIGH = DATA
LOW = CLOCK
00



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com