Electronic Components Datasheet Search
  English  ▼

X  

GS2965 Datasheet(PDF) 23 Page - Semtech Corporation

Part # GS2965
Description  Multi-Rate SDI Reclocker with Equalization & De-emphasis
PDF  41 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SEMTECH [Semtech Corporation]
Direct Link  http://www.semtech.com
Logo SEMTECH - Semtech Corporation

GS2965 Datasheet(HTML) 23 Page - Semtech Corporation

Back Button GS2965 Datasheet HTML 19Page - Semtech Corporation GS2965 Datasheet HTML 20Page - Semtech Corporation GS2965 Datasheet HTML 21Page - Semtech Corporation GS2965 Datasheet HTML 22Page - Semtech Corporation GS2965 Datasheet HTML 23Page - Semtech Corporation GS2965 Datasheet HTML 24Page - Semtech Corporation GS2965 Datasheet HTML 25Page - Semtech Corporation GS2965 Datasheet HTML 26Page - Semtech Corporation GS2965 Datasheet HTML 27Page - Semtech Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 23 / 41 page
background image
GS2965 Multi-Rate SDI Reclocker with Equalization &
De-emphasis
Data Sheet
52462 - 4
July 2012
23 of 41
Proprietary & Confidential
Note that if BYPASS is HIGH, this will override the AUTOBYPASS functionality.
When the GS2965's PLL is not locked and BYPASS = LOW and AUTOBYPASS = LOW, the
serial digital output DDO/DDO will produce invalid data.
The AUTOBYPASS function will bypass unsupported (non-reclocked) SMPTE SDI signal
rates without producing bit errors: 143Mb/s, 177Mb/s, 360Mb/s, 540Mb/s.
4.13 DVB-ASI
The GS2965 also reclocks DVB-ASI signals at 270Mb/s. In auto mode, the device will
automatically lock to the incoming 270Mb/s signal. In manual mode, the SS[1:0] bits
must be set to 01 (270Mb/s) to ensure proper operation.
4.14 Output Mute and Data/Clock Output Selection
The DATA_MUTE register is provided to allow muting of the serial digital data output.
Setting DATA_MUTE = LOW will force the serial digital outputs DDO/DDO to mute
(statically latch HIGH) under all conditions and operating modes.
The DDO1_DISABLE register is provided to allow the second data/clock output to be
powered down.
When DDO1_DISABLE is set LOW, the serial digital clock outputs DDO1/RCO and
DDO1/RCO are muted and the driver is powered-down.
The DATA/CLOCK register is provided to allow the second output to emit a copy of the
reclocked serial data or the recovered clock.
Table 4-9: Bypass Modes
Bypass
Autobypass
Device Operation
HIGH
X
Bypass Mode
LOW
HIGH
Bypass Mode if the PLL has not
locked to a data rate
LOW
LOW
Power-up default. Normal
Operation, part always tries to
lock to the incoming data
stream.
Table 4-10: Configuration of GS2965 Output Drivers and Mute/Disable Pins
DATA_MUTE
DDO1_DISABLE
DATA/CLOCK
DDO0
DDO1/RCO
110
DATA
CLOCK
1
1
1
DATA
DATA
010
MUTE
CLOCK
0
1
1
MUTE
MUTE



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com