| Electronic Components Datasheet Search |
|
TAS5026 Datasheet(PDF) 10 Page - Texas Instruments |
|
|
|||||||||||||||||||||||||||||
TAS5026 Datasheet(HTML) 10 Page - Texas Instruments |
|
10 / 48 page ![]() Introduction 5 SLES041B—November 2002 TAS5026 TERMINAL DESCRIPTION I/O NAME DESCRIPTION I/O NO. MUTE 11 I Mute input signal, active low NC 1, 7, 27, 49, 50 No connection PDN 12 I Power down. This signal is active low. PLL_FLT_OUT 4 I PLL external filter PLL_FLT_RET 5 I PLL external filter PWM_AM_1 58 O PWM 1 output (differential -); {Positive H-bridge side} PWM_AM_2 55 O PWM 2 output (differential -); {Positive H-bridge side} PWM_AM_3 52 O PWM 3 output (differential -); {Positive H-bridge side} PWM_AM_4 42 O PWM 4 output (differential -); {Positive H-bridge side} PWM_AM_5 39 O PWM 5 output (differential -); {Positive H-bridge side} PWM_AM_6 36 O PWM 6 output (differential -); {Positive H-bridge side} PWM_AP_1 59 O PWM 1 output (differential +); {Positive H-bridge side} PWM_AP_2 56 O PWM 2 output (differential +); {Positive H-bridge side} PWM_AP_3 53 O PWM 3 output (differential +); {Positive H-bridge side} PWM_AP_4 43 O PWM 4 output (differential +); {Positive H-bridge side} PWM_AP_5 40 O PWM 5 output (differential +); {Positive H-bridge side} PWM_AP_6 37 O PWM 6 output (differential +); {Positive H-bridge side} RST 9 I System reset input. This signal is an active low. SCL 14 I I2C clock signal SCLK 23 I/O Serial audio data clock (master mode = output, slave mode = input) SDA 13 I/O I2C data signal SDIN1 19 I Serial audio data 1 input SDIN2 20 I Serial audio data 2 input SDIN3 21 I Serial audio data 3 input VALID_1 57 O Output indicating validity of PWM outputs, channel 1, active high VALID_2 54 O Output indicating validity of PWM outputs, channel 2, active high VALID_3 51 O Output indicating validity of PWM outputs, channel 3, active high VALID_4 41 O Output indicating validity of PWM outputs, channel 4, active high VALID_5 38 O Output indicating validity of PWM outputs, channel 5, active high VALID_6 35 O Output indicating validity of PWM outputs, channel 6, active high XTL_IN 63 AIN Crystal or TTL level clock input XTL_OUT 62 AOUT Crystal output (not for external usage) |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |