| Electronic Components Datasheet Search |
|
IS2064 Datasheet(PDF) 14 Page - Microchip Technology |
|
|
|||||||||||||||||||||||||||||
IS2064 Datasheet(HTML) 14 Page - Microchip Technology |
|
14 / 74 page ![]() IS2062/64 DS60001409A - Page 14 Advance Information 2016 Microchip Technology Inc. Legend: I= Input pin O= Output pin I/O= Input/Output pin P= Power pin Note: These pins can be configured using the UI tool. 52 P VCC_RF RF power input for both synthesizer and Tx/Rx block 53 I/O RTX RF path (transmit/receive) 54 I/O P3_1 Configurable control or indication pin (Internally pulled up if configured as an input) REV key when Class 1 RF (default), active-low 55 I/O P3_3 Configurable control or indication pin (Internally pulled up if configured as an input) FWD key when class 1 RF (default), active-low 56 I/O P3_6 Configurable control or indication pin (Internally pulled up if configured as an input) Multi-SPK Master/Slave mode control (FW dependent) 57 I/O P0_2 Configurable control or indication pin (Internally pulled up if configured as an input) Play/Pause key as the default setting 58 I/O P2_0 System configuration pin along with the EAN and P2_4 pins can be used to set the SoC in any one of the fol- lowing modes: • Application mode (for normal operation), • Test mode (to change EEPROM values), and • Write Flash mode (to load a new firmware into the SoC), see Table 6-1 59 I/O P2_7 Configurable control or indication pin (Internally pulled up if configured as an input) Volume-up key (default) 60 I/O P3_0 Configurable control or indication pin (Internally pulled up if configured as an input) AUX-In detector 61 I/O TFS0 I2S interface: left/right clock 62 I/O P0_5 Configurable control or indication pin (Internally pulled up if configured as an input) Volume down key (default) 63 P VDD_IO I/O power supply input (3.0V~3.6V); connect to LDO31_VO pin 64 I/O DR0 I2S interface: digital left/right data 65 I/O RFS0 I2S interface: left/right clock 66 I/O SCLK0 I2S interface: bit clock 67 I/O DT0 I2S interface: digital left/right data 68 O AOHPR Headphone output, right channel 69-83 P EP Exposed pads, Used as ground (GND) pins TABLE 1-3: IS2064 SOC PIN DESCRIPTIONS (CONTINUED) Pin No Pin Type Name Description IS2062_64.book Page 14 Monday, May 16, 2016 6:05 PM |
|
Link URL |
| Does ALLDATASHEET help your business so far? [ DONATE ] |
About Alldatasheet | Advertisement | Contact us | Privacy Policy | Link to Datasheet | Link Exchange | Manufacturer List All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |