ZSSC3123AI2 datasheet(9/63 Pages) IDT

9 / 63 page

ZSSC3123 Datasheet

January 26, 2016

PARAMETER

SYMBOL

CONDITIONS

MIN

TYP

MAX

UNITS

Voltage Dependency *

PSRTEMP

VSUPPLY > VREG+0.25V

0.03

0.1

°C/V

2.3V ≤ V

SUPPLY

≤ V

REG + 0.25V

1.25

2.25

PDM Output

Output Range *

VPDM_Range

%VSUPPLY

PDM Frequency

fPDM

fSYS/8

kHz

Filter Settling Time *

, 5

tSETT

0% to 90% LPFilter 10k

Ω/400nF

9.2

Ripple *

, 5

VRIPP

0% to 90% LPFilter 10k

Ω/400nF

1.0

mV/V

PDM Additional Error (Including

Ratiometricity Error)

EPDM

-40 to 125

°C

0.1

0.5

DIGITAL I/O

Voltage Output Level Low

VOL

0.2

VSUPPLY

Voltage Output Level High

VOH

0.8

VSUPPLY

Voltage Input Level Low

VIL

0.2

VSUPPLY

Voltage Input Level High

VIH

0.8

VSUPPLY

Communication Pin Input Capacitance

CIN

TOTAL SYSTEM

Capacitive Tolerance Between Parts *

Ctol

All capacitive values in the

specification are subject to this

variation

±10

Trimmed System Frequency

fSYS

All timing in this specification is

subject to this variation.

1.76

1.85

1.94

MHz

Frequency Variation Over Voltage and

Temperature

fvar

All timing in this specification is

subject to this variation.

±10

Start-Up-Time *

, 6, 7

Power-on (POR) to data ready

tSTA

Fastest and slowest settings

4.25

173

Update Rate (Update Mode) *

, 6, 7

tRESP_UP

Fastest and slowest settings

0.70

288

Response Time (Sleep Mode) *

, 6, 7

tRESP_SL

Fastest and slowest settings

1.25

163

Parasitic to Gnd Tolerance

Including package parasitics

(Pins C0, CC, and C1) *

Mult 1

Mult 2

Mult 4

Mult 8

Peak-to-Peak Noise @ output

(100 measurements in 14 bit) *

NOUT

Mult 1, 2, 4, 8

LSB

ZSSC3123AI2 Datasheet(PDF) 9 Page - Integrated Device Technology

ZSSC3123AI2 Datasheet(HTML) 9 Page - Integrated Device Technology

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63

Datasheet Download

Link URL