TMS320VC5501 datasheet(41/193 Pages) TI

41 / 193 page

Functional Overview

December 2002 − Revised November 2004

SPRS206H

3.1.4 Memory Map

000000h

DARAM0

(8K Bytes)

004000h

008000h

(4M minus 64K Bytes†§)

010000h

DARAM1

(8K Bytes)

DARAM2

(8K Bytes)

DARAM3

(8K Bytes)

External CE0 Space

(4M Bytes§)

External CE1 Space

(4M Bytes§)

External CE2 Space

(4M Bytes Minus 32K Bytes‡§)

External CE3 Space

ROM

(32K Bytes)

FF8000h

C00000h

800000h

400000h

000000h

004000h

008000h

010000h

(4M Bytes§)

External CE1 Space

(4M Bytes§)

External CE2 Space

(4M Bytes§)

External CE3 Space

C00000h

800000h

400000h

MPNMC = 0

MPNMC = 1

(4M minus 64K Bytes†§)

External CE0 Space

Reserved

002000h

006000h

DARAM0

(8K Bytes)

DARAM1

(8K Bytes)

DARAM2

(8K Bytes)

DARAM3

(8K Bytes)

Reserved

002000h

006000h

† The lower 64K bytes in CE0 Space include 32K bytes of DARAM space and 32K bytes of reserved space.

‡ The 32K bytes are for on-chip ROM block.

§ The CE space size shown in the figure represents the maximum addressable memory space for a 32-bit EMIF configuration. The maximum

addressable memory space per CE is reduced when 16- or 8-bit EMIF configurations are used for asynchronous and SBSRAM memory types.

For more detailed information, refer to TMS320VC5501/5502 DSP External Memory Inteface (EMIF) Reference Guide (literature number

SPRU621).

Byte Address

Figure 3−2. TMS320VC5501 Memory Map

TMS320VC5501 Datasheet(PDF) 41 Page - Texas Instruments

TMS320VC5501 Datasheet(HTML) 41 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL