Electronic Components Datasheet Search
  English  ▼

X  

TMS320VC5421 Datasheet(PDF) 51 Page - Texas Instruments

Part # TMS320VC5421
Description  Fixed-Point Digital Signal Processor
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320VC5421 Datasheet(HTML) 51 Page - Texas Instruments

Back Button TMS320VC5421 Datasheet HTML 47Page - Texas Instruments TMS320VC5421 Datasheet HTML 48Page - Texas Instruments TMS320VC5421 Datasheet HTML 49Page - Texas Instruments TMS320VC5421 Datasheet HTML 50Page - Texas Instruments TMS320VC5421 Datasheet HTML 51Page - Texas Instruments TMS320VC5421 Datasheet HTML 52Page - Texas Instruments TMS320VC5421 Datasheet HTML 53Page - Texas Instruments TMS320VC5421 Datasheet HTML 54Page - Texas Instruments TMS320VC5421 Datasheet HTML 55Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 51 / 104 page
background image
Functional Overview
51
December 1999 − Revised October 2008
SPRS098D
Table 3−16. Multiplier Related to PLLNDIV, PLLDIV, and PLLMUL
PLLNDIV
PLLDIV
PLLMUL
MULTIPLIER†
0
x
0−14
0.5
0
x
15
0.25
1
0
0−14
PLLMUL + 1
1
0
15
bypass (multiply by 1)‡
1
1
0 or even
(PLLMUL + 1)/2
1
1
odd
PLLMUL/4
† CLKOUT = CLKIN * Multiplier
‡ Indicates the default clock mode after reset
Table 3−17. VCO Truth Table
PLLON/OFF
PLLNDIV
VCO STATE
0
0
off
1
0
on
0
1
on
1
1
on
3.9.3 PLL Clock Programmable Timer
During the lockup period, the PLL should not be used to clock the 5421. The PLLCOUNT programmable lock
timer provides a convenient method of automatically delaying clocking of the device by the PLL until lock is
achieved.
The PLL lock timer is a counter, loaded from the PLLCOUNT field in the CLKMD register, that decrements from
its preset value to 0. The timer can be preset to any value from 0 to 255, and its input clock is CLKIN divided
by 16. The resulting lockup delay can therefore be set from 0 to 255
× 16 CLKIN cycles.
The lock timer is activated when the operating mode of the clock generator is switched from DIV to PLL. During
the lockup period, the clock generator continues to operate in DIV mode; after the PLL lock timer decrements
to zero, the PLL begins clocking the 5421.
Accordingly, the value loaded into PLLCOUNT is chosen based on the following formula:
PLLCOUNT
+
Lockup Time
16
T
CLKIN
where TCLKIN is the input reference clock period and lockup time is the required VCO lockup time, as shown
in Table 3−18.
Table 3−18. VCO Lockup Time
CLKOUT FREQUENCY (MHz)
LOCKUP TIME (
µs)
5
23
10
17
20
16
40
19
60
24
80
29
100
35



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com