Electronic Components Datasheet Search
  English  ▼

X  

TMS320VC5421 Datasheet(PDF) 84 Page - Texas Instruments

Part # TMS320VC5421
Description  Fixed-Point Digital Signal Processor
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320VC5421 Datasheet(HTML) 84 Page - Texas Instruments

Back Button TMS320VC5421 Datasheet HTML 80Page - Texas Instruments TMS320VC5421 Datasheet HTML 81Page - Texas Instruments TMS320VC5421 Datasheet HTML 82Page - Texas Instruments TMS320VC5421 Datasheet HTML 83Page - Texas Instruments TMS320VC5421 Datasheet HTML 84Page - Texas Instruments TMS320VC5421 Datasheet HTML 85Page - Texas Instruments TMS320VC5421 Datasheet HTML 86Page - Texas Instruments TMS320VC5421 Datasheet HTML 87Page - Texas Instruments TMS320VC5421 Datasheet HTML 88Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 84 / 104 page
background image
Electrical Specifications
84
December 1999 − Revised October 2008
SPRS098D
5.14.2
McBSP Transmit and Receive Timing Using CLKR/X as a Clock Source Input to
the Sample Rate Generator (SRGR)
The 5421 McBSP has been enhanced to allow the use of an external clock source as an input to the sample
rate generator (SRGR). This capability is enabled by reconfiguring either the transmit shift clock (BCLKX), or
the receive shift clock (BCLKR) to function as the input clock to the SRGR. When the McBSP is used in this
mode, the output of the SRGR is then used as a common shift clock for both the receive and transmit sections
of the serial port. This clock is output on the other of these two pins. Therefore, if BCLKX is reconfigured as
the SRGR input, then BCLKR is used as the shift clock for both the transmit and receive sections of the McBSP.
If BCLKR is reconfigured as the SRGR input, then BCLKX is used as the shift clock for both the transmit and
receive sections of the McBSP. The relevant timings for this mode of operation are depicted in Figure 5−21.
The other timings for serial port operations are the same as when using an internal clock source as described
in the standard McBSP transmit and receive timings presented in section 5.14.1.
The following timing requirements and switching characteristics tables assume testing over recommended
operating conditions and H = 0.5tc(CO) (see Figure 5−21).
Table 5−23. McBSP Sample Rate Generator Timing Requirements
MIN
MAX
UNIT
tc(BCKS)
Cycle time, SRGR clock input
2H
ns
tw(BCKSH)
Pulse duration, SRGR clock input high
H−4
H+1
ns
tw(BCKSL)
Pulse duration, SRGR clock input low
H−4
H+1
ns
tr(BCKS)
Rise time, SRGR clock input
8
ns
tf(BCKS)
Fall time, SRGR clock input
8
ns
Table 5−24. McBSP Sample Rate Generator Switching Characteristics
PARAMETER
MIN
MAX
UNIT
td(BCKSH-BCLKRXH) Delay time, from SRGR clock input to SRGR output
3
13
ns



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com