Electronic Components Datasheet Search
  English  ▼

X  

TMS320VC5421 Datasheet(PDF) 66 Page - Texas Instruments

Part # TMS320VC5421
Description  Fixed-Point Digital Signal Processor
PDF  104 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TMS320VC5421 Datasheet(HTML) 66 Page - Texas Instruments

Back Button TMS320VC5421 Datasheet HTML 62Page - Texas Instruments TMS320VC5421 Datasheet HTML 63Page - Texas Instruments TMS320VC5421 Datasheet HTML 64Page - Texas Instruments TMS320VC5421 Datasheet HTML 65Page - Texas Instruments TMS320VC5421 Datasheet HTML 66Page - Texas Instruments TMS320VC5421 Datasheet HTML 67Page - Texas Instruments TMS320VC5421 Datasheet HTML 68Page - Texas Instruments TMS320VC5421 Datasheet HTML 69Page - Texas Instruments TMS320VC5421 Datasheet HTML 70Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 66 / 104 page
background image
Electrical Specifications
66
December 1999 − Revised October 2008
SPRS098D
5.6
External Memory Interface Timing
5.6.1 Memory Read
External memory reads can be performed in consecutive or nonconsecutive mode under control of the
CONSEC bit in the BSCR. The following timing requirements and switching characteristics tables assume
testing over recommended operating conditions with MSTRB = 0 and H = 0.5tc(CO) (see Figure 5−4).
Table 5−7. Memory Read Timing Requirements
MIN
MAX
UNIT
ta(A)M
Access time, read data access from address valid†
2H−12
ns
ta(MSTRBL)
Access time, read data access from MSTRB low
2H−11
ns
tsu(D)R
Setup time, read data before CLKOUT low
9
ns
th(D)R
Hold time, read data after CLKOUT low
0
ns
th(A-D)R
Hold time, read data after address invalid
0
ns
th(D)MSTRBH Hold time, read data after MSTRB high
0
ns
† Address, PS, and DS timings are all included in timings referenced as address.
Table 5−8. Memory Read Switching Characteristics
PARAMETER
MIN
MAX
UNIT
td(CLKL-A)
Delay time, CLKOUT low to address valid†‡
−1
5
ns
td(CLKH-A)
Delay time, CLKOUT high (transition) to address valid†§
−1
6
ns
td(CLKL-MSL) Delay time, CLKOUT low to MSTRB low
−1
4
ns
td(CLKL-MSH) Delay time, CLKOUT low to MSTRB high
− 1
4
ns
th(CLKL-A)R Hold time, address valid after CLKOUT low†‡
−1
5§
ns
th(CLKH-A)R Hold time, address valid after CLKOUT high†§
−1
6§
ns
† Address, PS, and DS timings are all included in timings referenced as address.
‡ In the case of a memory read preceded by a memory read
§ In the case of a memory read preceded by a memory write



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com