Electronic Components Datasheet Search
  English  ▼

X  

TS8388BCGL Datasheet(PDF) 6 Page - ATMEL Corporation

Part # TS8388BCGL
Description  ADC 8-bit 1 GSPS
PDF  57 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  ATMEL [ATMEL Corporation]
Direct Link  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

TS8388BCGL Datasheet(HTML) 6 Page - ATMEL Corporation

Back Button TS8388BCGL Datasheet HTML 2Page - ATMEL Corporation TS8388BCGL Datasheet HTML 3Page - ATMEL Corporation TS8388BCGL Datasheet HTML 4Page - ATMEL Corporation TS8388BCGL Datasheet HTML 5Page - ATMEL Corporation TS8388BCGL Datasheet HTML 6Page - ATMEL Corporation TS8388BCGL Datasheet HTML 7Page - ATMEL Corporation TS8388BCGL Datasheet HTML 8Page - ATMEL Corporation TS8388BCGL Datasheet HTML 9Page - ATMEL Corporation TS8388BCGL Datasheet HTML 10Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 6 / 57 page
background image
6
TS8388B
2144C–BDC–04/03
Digital Outputs
Single-ended or differential input mode, 50% clock duty cycle (CLK, CLKB), Binary output data format,
Tj (typical) = 70
°C.
(1)(6)
Logic compatibility for digital outputs
(Depending on the value of VPLUSD)
(See Application Notes)
–
–
ECL or LVDS
–
Differential output voltage swings
(assuming VPLUSD = 0V):
–
4
–––
–
75
Ω open transmission lines (ECL levels)
–
–
1.5
1.620
–
V
75
Ω differentially terminated
–
–
0.70
0.825
–
V
50
Ω differentially terminated
–
–
0.54
0.660
–
V
Output levels (assuming VPLUSD = 0V)
75
Ω open transmission lines:
–
4
–––
–
(6)
Logic “0” voltage
VOL
–
–
-1.62
-1.54
V
Logic “1” voltage
V
OH
–-0.88
-0.8
–
V
Output levels (assuming VPLUSD = 0V)
75
Ω differentially terminated:
–
4
–––
–
(6)
Logic “0” voltage
VOL
–
–
-1.41
-1.34
V
Logic “1” voltage
V
OH
–-1.07
-1
–
V
Output levels (assuming V
PLUSD = 0V)
50
Ω differentially terminated:
–
–
–––
–
(6)
Logic “0” voltage
V
OL
1, 2
6
–
–
-1.40
-1.40
-1.32
-1.25
V
V
Logic “1” voltage
V
OH
1, 2
6
-1.16
-1.25
-1.10
-1.10
–
–
V
V
Differential Output Swing
DOS
4
270
300
–
mV
Output level drift with temperature
–
4
–
–
1.6
mV/
°C
DC Accuracy (CBGA68 package)
Single-ended or differential input mode, 50% clock duty cycle (CLK, CLKB), Binary output data format
Tj (typical) = 70
°C.
Differential non linearity
DNL-
1
-0.6
-0.4
–
lsb
(2)(3)
Differential non linearity
DNL+
1
–
0.4
0.6
lsb
Integral non linearity
INL-
1
-1.2
-0.7
–
lsb
(2)(3)
Integral non linearity
INL+
1
–
0.7
1.2
lsb
No missing codes
–
Guaranteed over specified temperature range
(3)
Gain
–
1, 2
90
98
110
%
Input offset voltage
–
1, 2
-26
-5
26
mV
Table 3. Electrical Specifications (Continued)
Parameter
Symbol
Test
Level
Value
Unit
Note
Min
Typ
Max



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com