S7G2 datasheet(69/116 Pages) RENESAS

69 / 116 page

R01DS0262EU0100 Rev.1.00

Page 69 of 113

Feb 23, 2016

S7G2

2. Electrical Characteristics

Figure 2.40

SCI simple SPI mode timing for slave when CKPH = 1

Figure 2.41

SCI simple SPI mode timing for slave when CKPH = 0

Table 2.24

SCI timing (3) (1/2)

Conditions: For the SCL1_A pins, low drive output is selected in the port drive capability bit in the PmnPFS register.

For other pins, middle drive output is selected in the port drive capability bit in the PmnPFS register.

Item

Symbol

Min

Max

Unit

Test conditions

Simple IIC

(Standard mode)

SDA input rise time

tSr

1000

Figure 2.42

SDA input fall time

tSf

300

SDA input spike pulse removal time

tSP

04 × tIICcyc

Data input setup time

tSDAS

250

Data input hold time

tSDAH

SCL, SDA capacitive load

Cb*1

400

tDr, tDf

tSU

tLEAD

tTD

tLAG

tSA

MSB IN

DATA

LSB IN

MSB IN

MSB OUT

DATA

LSB OUT

MSB IN

MSB OUT

tOH

tOD

tREL

SSn

input

SCKn

CKPOL = 0

input

SCKn

CKPOL = 1

input

MISOn

output

MOSIn

input

(n = 0 to 9)

tDr, tDf

tSA

tOH

tLEAD

tTD

tLAG

LSB OUT

(Last data)

DATA

MSB OUT

MSB IN

DATA

LSB IN

MSB IN

LSB OUT

tSU

tOD

tREL

MSB OUT

SSn

input

SCKn

CKPOL = 1

input

SCKn

CKPOL = 0

input

MISOn

output

MOSIn

input

(n = 0 to 9)

S7G2 Datasheet(PDF) 69 Page - Renesas Technology Corp

S7G2 Datasheet(HTML) 69 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL