Electronic Components Datasheet Search
  English  ▼

X  

S7G2 Datasheet(PDF) 3 Page - Renesas Technology Corp

Part # S7G2
Description  32-bit ARM Cortex-M4 microcontroller
PDF  116 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  RENESAS [Renesas Technology Corp]
Direct Link  http://www.renesas.com
Logo RENESAS - Renesas Technology Corp

S7G2 Datasheet(HTML) 3 Page - Renesas Technology Corp

  S7G2 Datasheet HTML 1Page - Renesas Technology Corp S7G2 Datasheet HTML 2Page - Renesas Technology Corp S7G2 Datasheet HTML 3Page - Renesas Technology Corp S7G2 Datasheet HTML 4Page - Renesas Technology Corp S7G2 Datasheet HTML 5Page - Renesas Technology Corp S7G2 Datasheet HTML 6Page - Renesas Technology Corp S7G2 Datasheet HTML 7Page - Renesas Technology Corp S7G2 Datasheet HTML 8Page - Renesas Technology Corp S7G2 Datasheet HTML 9Page - Renesas Technology Corp Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 116 page
background image
R01DS0262EU0100 Rev.1.00
Page 3 of 113
Feb 23, 2016
S7G2
1. Overview
Resets
14 resets:
 RES pin reset
 Power-on reset
 Voltage monitor reset 0
 Voltage monitor reset 1
 Voltage monitor reset 2
 Independent Watchdog Timer reset
 Watchdog Timer reset
 Deep Software Standby reset
 SRAM parity error reset
 SRAM DED error reset
 Bus master MPU error reset
 Bus slave MPU error reset
 Stack pointer error reset
 Software reset.
See section 6, Resets in User's Manual.
Low Voltage Detection (LVD)
The Low Voltage Detection (LVD) function monitors the voltage level input to the VCC pin, and
the detection level can be selected in the software program. See section 8, Low Voltage
Detection (LVD) in User's Manual.
Clocks
 Main clock oscillator (MOSC)
 Sub-clock oscillator (SOSC)
 High-speed on-chip oscillator (HOCO)
 Middle-speed on-chip oscillator (MOCO)
 Low-speed on-chip oscillator (LOCO)
 PLL frequency synthesizer
 Independent Watchdog Timer (WDT) on-chip oscillator
 Clock out supports.
See section 9, Clock Generation Circuit in User's Manual.
Clock Frequency Accuracy
Measurement Circuit (CAC)
The CAC checks the system clock frequency with a reference clock signal by counting the
number of pulses of the system clock to be measured. The reference clock can be provided
externally through a CACREF pin or internally from various on-chip oscillators.
Event signals can be generated when the clock does not match or measurement ends. This
feature is particularly useful in implementing a fail-safe mechanism for home and industrial
automation applications.
See section 10, Clock Frequency Accuracy Measurement Circuit (CAC) in User's Manual.
Low-power modes
Power consumption can be reduced in multiple ways, including by setting clock dividers,
controlling EBCLK output, controlling SDCLK output, stopping modules, selecting power
control mode in normal operation, and transitioning to low-power modes. See section 11, Low-
Power Modes in User's Manual.
Battery backup function
A battery backup function is provided for partial powering by a battery. The battery-powered
area includes the RTC, SOSC, backup memory, and switch between VCC and VBATT. See
section 12, Battery Backup Function in User's Manual.
Register write protection
The register write protection function protects important registers from being overwritten
because of software errors. See section 13, Register Write Protection in User's Manual.
Memory Protection Unit (MPU)
Two MPUs and a CPU stack pointer monitor functions are provided for memory protection.
See section 16, Memory Protection Unit (MPU) in User's Manual.
Watchdog Timer (WDT)
The WDT is a 14-bit down-counter. It can be used to reset the MCU when the counter
underflows because the system has run out of control and is unable to refresh the WDT. In
addition, a non-maskable interrupt or interrupt can be generated by an underflow.
A refresh-permitted period can be set to refresh the counter and be used as the condition for
detecting when the system runs out of control. See section 27, Watchdog Timer (WDT) in
User's Manual.
Independent Watchdog Timer (IWDT)
The IWDT consists of a 14-bit down-counter that must be serviced periodically to prevent
counter underflow. The IWDT provides functionality to reset the MCU or to generate a non-
maskable interrupt or interrupt for a timer underflow. Because the timer operates with an
independent, dedicated clock source, it is particularly useful in returning the MCU to a known
state as a fail safe mechanism when the system runs out of control. The IWDT can be
triggered automatically on a reset, underflow, or refresh error, or by a refresh of the count value
in the registers. See section 28, Independent Watchdog Timer (IWDT) in User's Manual.
Table 1.3
System (2/2)
Feature
Functional description



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com