DM505 datasheet(82/290 Pages) TI1

82 / 290 page

DM505

SPRS976D – NOVEMBER 2016 – REVISED JULY 2017

www.ti.com

Submit Documentation Feedback

Specifications

Table 5-4 describes the standard processor clocks speed characteristics vs OPP of the device.

Table 5-4. Supported OPP vs Max Frequency(2)

DESCRIPTION

OPP_NOM

OPP_OD

OPP_HIGH

Max Freq. (MHz)

VD_DSPEVE

DSP_CLK

500

709

745

EVE_FCLK

500

667

VD_CORE

CORE_IPU1_CLK

212.8

N/A

ISS

212.8

N/A

L3_CLK

266

N/A

DDR3 / DDR3L

532 (DDR-1066)

N/A

DDR2

400 (DDR-800)

N/A

LPPDR2

333 (DDR-667)

N/A

ADC

N/A

(1) N/A in this table stands for Not Applicable.

(2) Maximum supported frequency is limited according to the Device Speed Grade (see Table 5-1).

5.5.3

Maximum Supported Frequency

Device modules either receive their clock directly from an external clock input, directly from a PLL, or from

a PRCM. Table 5-5 lists the clock source options for each module on this device, along with the maximum

frequency that module can accept. To ensure proper module functionality, the device PLLs and dividers

must be programmed not to exceed the maximum frequencies listed in this table.

DM505 Datasheet(PDF) 82 Page - Texas Instruments

DM505 Datasheet(HTML) 82 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL