Electronic Components Datasheet Search
  English  ▼

X  

AD4020 Datasheet(PDF) 17 Page - Analog Devices

Part # AD4020
Description  Precision SAR, Differential ADC
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD4020 Datasheet(HTML) 17 Page - Analog Devices

Back Button AD4020 Datasheet HTML 13Page - Analog Devices AD4020 Datasheet HTML 14Page - Analog Devices AD4020 Datasheet HTML 15Page - Analog Devices AD4020 Datasheet HTML 16Page - Analog Devices AD4020 Datasheet HTML 17Page - Analog Devices AD4020 Datasheet HTML 18Page - Analog Devices AD4020 Datasheet HTML 19Page - Analog Devices AD4020 Datasheet HTML 20Page - Analog Devices AD4020 Datasheet HTML 21Page - Analog Devices Next Button
Zoom Inzoom in Zoom Outzoom out
 17 / 37 page
background image
AD4020
Data Sheet
Rev. A | Page 16 of 36
When the acquisition phase is complete and the CNV input
goes high, a conversion phase initiates. When the conversion
phase begins, SW+ and SW− opens first. The two capacitor
arrays are then disconnected from the inputs and connected to
the GND input. The differential voltage between the IN+ and
IN− inputs captured at the end of the acquisition phase is
applied to the comparator inputs, causing the comparator to
become unbalanced. By switching each element of the capacitor
array between GND and VREF, the comparator input varies by
binary weighted voltage steps (VREF/2, VREF/4, …, VREF/1,048,576).
The control logic toggles these switches, starting with the MSB,
to bring the comparator back into a balanced condition. After
the completion of this process, the control logic generates the
ADC output code and a busy signal indicator.
Because the AD4020 has an on-board conversion clock, the
serial clock, SCK, is not required for the conversion process.
TRANSFER FUNCTIONS
The ideal transfer characteristics for the AD4020 are shown in
Figure 30 and Table 9.
100...000
100...001
100...010
011...101
011...110
011...111
ANALOG INPUT
+FSR – 1.5 LSB
+FSR – 1 LSB
–FSR + 1 LSB
–FSR
–FSR + 0.5 LSB
Figure 30. ADC Ideal Transfer Function (FSR Is Full-Scale Range)
Table 9. Output Codes and Ideal Input Voltages
Description
Analog Input, VREF = 5 V
VREF = 5 V with Span Compression Enabled
Digital Output Code (Hex)
FSR − 1 LSB
+4.99999046 V
+3.99999237 V
0x7FFFF1
Midscale + 1 LSB
+9.54 µV
+7.63 µV
0x00001
Midscale
0 V
0 V
0x00000
Midscale − 1 LSB
−9.54 µV
−7.63 µV
0xFFFFF
−FSR + 1 LSB
−4.99999046 V
−3.99999237 V
0x80001
−FSR
−5 V
−4 V
0x800002
1
This output code is also the code for an overranged analog input (VIN+ − VIN− above VREF).
2
This output code is also the code for an underranged analog input (VIN+ − VIN− below −VREF).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com