Electronic Components Datasheet Search
  English  ▼

X  

AD4020 Datasheet(PDF) 33 Page - Analog Devices

Part # AD4020
Description  Precision SAR, Differential ADC
PDF  37 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  AD [Analog Devices]
Direct Link  http://www.analog.com
Logo AD - Analog Devices

AD4020 Datasheet(HTML) 33 Page - Analog Devices

Back Button AD4020 Datasheet HTML 29Page - Analog Devices AD4020 Datasheet HTML 30Page - Analog Devices AD4020 Datasheet HTML 31Page - Analog Devices AD4020 Datasheet HTML 32Page - Analog Devices AD4020 Datasheet HTML 33Page - Analog Devices AD4020 Datasheet HTML 34Page - Analog Devices AD4020 Datasheet HTML 35Page - Analog Devices AD4020 Datasheet HTML 36Page - Analog Devices AD4020 Datasheet HTML 37Page - Analog Devices  
Zoom Inzoom in Zoom Outzoom out
 33 / 37 page
background image
AD4020
Data Sheet
Rev. A | Page 32 of 36
CS MODE, 4-WIRE WITHOUT THE BUSY INDICATOR
This mode is typically used when multiple AD4020 devices are
connected to an SPI-compatible digital host.
A connection diagram example using two AD4020 devices is
shown in Figure 59, and the corresponding timing is shown in
Figure 60.
With SDI high, a rising edge on CNV initiates a conversion,
selects CS mode, and forces SDO to high impedance. In this
mode, CNV must be held high during the conversion phase and
the subsequent data readback. If SDI and CNV are low, SDO is
driven low. Prior to the minimum conversion time, SDI can select
other SPI devices, such as analog multiplexers; however, SDI
must be returned high before the minimum conversion time
elapses and then held high for the maximum possible conversion
time to avoid the generation of the busy signal indicator.
When the conversion is complete, the AD4020 enters the
acquisition phase and powers down. Each ADC result can be
read by bringing its SDI input low, which consequently outputs
the MSB onto SDO. The remaining data bits are then clocked by
subsequent SCK falling edges. The data is valid on both SCK
edges. Although the rising edge can capture the data, a digital
host using the SCK falling edge allows a faster reading rate,
provided it has an acceptable hold time. After the 20th SCK falling
edge or when SDI goes high (whichever occurs first), SDO
returns to high impedance and another AD4020 can be read.
AD4020
SDI
SDO
CNV
SCK
AD4020
SDI
SDO
CNV
SCK
DEVICE B
DEVICE A
CONVERT
DATA IN
CLK
DIGITAL HOST
CS1
CS2
Figure
59. CS Mode, 4-Wire Without the Busy Indicator Connection Diagram
SDO
D19
D18
D17
D1
D0
tDIS
SCK
1
2
3
38
39
40
tHSDO
tDSDO
tEN
CONVERSION
ACQUISITION
tCONV
CYC
tACQ
ACQUISITION
SDI(CS1)
CNV
tSSDICNV
tHSDICNV
D1
18
19
tSCK
tSCKL
tSCKH
D0
D19
D18
21
22
20
SDI(CS2)
tQUIET2
Figure
60. CS Mode, 4-Wire Without the Busy Indicator Serial Interface Timing Diagram



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com