AD9655 datasheet(33/38 Pages) AD

33 / 38 page

AD9655

Data Sheet

Addr.

(Hex)

Parameter Name

Bit 7

(MSB)

Bit 6

Bit 5

Bit 4

Bit 3

Bit 2

Bit 1

Bit 0

(LSB)

Default

Value

(Hex)

Comments

0x0D

Test mode

(local except for

PN sequence

resets)

User input test mode

00 = single

01 = alternate

10 = single once

11 = alternate once

(Bits[7:6] affect user

input, test mode only,

Bits[3:0] = 1000)

Reset PN

long

gen-

erator

Reset PN short

generator

Output test mode, Bits[3:0] (local)

0000 = off (default)

0001 = midscale short

0010 = positive FS

0011 = negative FS

0100 = alternating checkerboard

0101 = PN23 sequence

0110 = PN9 sequence

0111 = one-/zero-word toggle

1000 = user input

1001 = 1-/0-bit toggle

1010 = 1× sync

1011 = one bit high

1100 = mixed bit frequency

0x00

When set, the

test data is

placed on the

output pins in

place of

normal data.

0x10

Offset adjust

(local)

8-bit device offset adjustment, Bits[7:0] (local);

offset adjust in LSBs from −128 to +127 (twos complement format)

0x00

Device offset

trim.

0x14

Output mode

LVDS-

ANSI/

LVDS-

IEEE

option

0 = LVDS-

ANSI

1 =

LVDS-

IEEE

reduced

range

link

(global);

see

Table 19

Output

invert

(local)

Open

Output

format

0 = offset

binary

1 = twos

comple-

ment

(global)

0x01

Configures

the outputs

and format of

the data.

0x16

Output phase

Open

Input clock phase adjust, Bits[6:4]

(value is number of input clock cycles

of phase delay); see Table 20

Output clock phase adjust, Bits[3:0]

(0000 through 1011); see Table 21

0x03

On devices

using global

clock divide,

Bits[6:4]

determine

which phase

of the divider

output

supplies the

output clock.

Internal

latching is

unaffected.

0x18

VREF

Open

Internal VREF adjustment digital scaling,

Bits[2:0]

000 = 1.0 V p-p (1.4 V p-p)

001 = 1.14 V p-p (1.6 V p-p)

010 = 1.33 V p-p (1.86 V p-p)

011 = 1.6 V p-p (2.24 V p-p)

100 = 2.0 V p-p (2.8 V p-p)

0x04

Digitally

adjusts full-

scale input

voltage. Does

not affect

analog input

swing. Values

shown are for

VREF = 1.0 V

(1.4 V).

0x19

USER_PATT1_LSB

(global)

0x00

User Defined

Pattern 1

(8 LSBs).

0x1A

USER_PATT1_MSB

(global)

B15

B14

B13

B12

B11

B10

0x00

User Defined

Pattern 1

(8 MSBs).

0x1B

USER_PATT2_LSB

(global)

0x00

User Defined

Pattern 2

(8 LSBs).

0x1C

USER_PATT2_MSB

(global)

B15

B14

B13

B12

B11

B10

0x00

User Defined

Pattern 2

(8 MSBs).

Rev. 0 | Page 32 of 37

AD9655 Datasheet(PDF) 33 Page - Analog Devices

AD9655 Datasheet(HTML) 33 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38

Datasheet Download

Link URL