Electronic Components Datasheet Search
  English  ▼

X  

TUSB1044 Datasheet(PDF) 11 Page - Texas Instruments

Click here to check the latest version.
Part # TUSB1044
Description  USB TYPE-C 10 Gbps Multi-Protocol Bi-Directional Linear Redriver
PDF  67 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI1 [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI1 - Texas Instruments

TUSB1044 Datasheet(HTML) 11 Page - Texas Instruments

Back Button TUSB1044 Datasheet HTML 7Page - Texas Instruments TUSB1044 Datasheet HTML 8Page - Texas Instruments TUSB1044 Datasheet HTML 9Page - Texas Instruments TUSB1044 Datasheet HTML 10Page - Texas Instruments TUSB1044 Datasheet HTML 11Page - Texas Instruments TUSB1044 Datasheet HTML 12Page - Texas Instruments TUSB1044 Datasheet HTML 13Page - Texas Instruments TUSB1044 Datasheet HTML 14Page - Texas Instruments TUSB1044 Datasheet HTML 15Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 11 / 67 page
background image
tBUF
tHDSTA
tR
tLOW
tHDDAT
tHIGH
tF
tSUDAT
tSUSTA
tHDSTA
tSUSTO
P
S
S
P
SDA
SCL
30%
70%
30%
70%
11
TUSB1044
www.ti.com
SLLSF47A – FEBRUARY 2018 – REVISED FEBRUARY 2018
Product Folder Links: TUSB1044
Submit Documentation Feedback
Copyright © 2018, Texas Instruments Incorporated
6.7 Timing Requirements
MIN
NOM
MAX
UNIT
I2C Timing
fSCL
I2C clock frequency
1
MHz
tBUF
Bus free time between START and STOP conditions
0.5
µs
tHDSTA
Hold time after repeated START condition. After this period, the first clock
pulse is generated
0.26
µs
tLOW
Low period of the I2C clock
0.5
µs
tHIGH
High period of the I2C clock
0.26
µs
tSUSTA
Setup time for a repeated START condition
0.26
µs
tHDDAT
Data hold time
0
µs
tSUDAT
Data setup time
50
ns
tR
Rise time of both SDA and SCL signals
120
ns
tF
Fall time of both SDA and SCL signals
20 ×
(VI2C/5.5
V)
120
ns
tSUSTO
Setup time for STOP condition
0.26
µs
CBUS
Capacitive load for each bus line
100
pF
HPDIN and CTL1
tCTL1_DEBO
UNCE
CTL1 and HPDIN debounce time when transitioning from H to L. DP lanes
will be disabled if low is greater than min value.
2.5
ms
USB3.1 and DisplayPort mode transition requirement GPIO mode
tGP_USB_4D
P
Min overlap of CTL0 and CTL1 when transitioning from USB 3.1 only mode
to 4-Lane DisplayPort mode or vice versa. Refer to Figure 2
4
µs
Power-on timings
td_pg
VCC(MIN) to Internal power good asserted high. Refer to Figure 8
500
µs
tcfg_su
CFG pins setup. Refer to Figure 8
350
µs
tcfg_hd
CFG pin hold. Refer to Figure 8
10
µs
tctl_db
CTL[1:0] and FLIP pin debounce. Refer to Figure 8
16
ms
tVCC_RAMP
VCC supply ramp requirement. Refer to Figure 8
0.1
100
ms
Figure 1. I2C Timing Diagram Definitions



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com