Electronic Components Datasheet Search
  English  ▼

X  

TVP3025 Datasheet(PDF) 79 Page - Texas Instruments

Part # TVP3025
Description  Video Interface Palette
PDF  99 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  TI [Texas Instruments]
Direct Link  http://www.ti.com
Logo TI - Texas Instruments

TVP3025 Datasheet(HTML) 79 Page - Texas Instruments

Back Button TVP3025 Datasheet HTML 75Page - Texas Instruments TVP3025 Datasheet HTML 76Page - Texas Instruments TVP3025 Datasheet HTML 77Page - Texas Instruments TVP3025 Datasheet HTML 78Page - Texas Instruments TVP3025 Datasheet HTML 79Page - Texas Instruments TVP3025 Datasheet HTML 80Page - Texas Instruments TVP3025 Datasheet HTML 81Page - Texas Instruments TVP3025 Datasheet HTML 82Page - Texas Instruments TVP3025 Datasheet HTML 83Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 79 / 99 page
background image
3–3
3.4 Operating Characteristics
PARAMETER
TEST CONDITIONS
MIN
TYP
MAX
UNIT
Resolution (each DAC)
8/6 high
8
bits
Resolution (each DAC)
8/6 low
6
bits
EL
End-point linearity error
8/6 high
1
LSB
EL
y
(each DAC)
8/6 low
1/4
LSB
ED
Differential linearity error
8/6 high
1
LSB
ED
y
(each DAC)
8/6 low
1/4
LSB
Gray scale error
5%
White level relative to blank
17.69
19.05
20.4
mA
White level relative to black
(7.5 IRE only)
16.74
17.62
18.5
mA
Black level relative to blank
(7.5 IRE only)
0.95
1.44
1.9
mA
Output current (see Note 3)
Blank level on IOR, IOB
0
5
50
µA
Output current (see Note 3)
Blank level on IOG
(with SYNC enabled)
6.29
7.6
8.96
mA
Sync level on IOG (with
SYNC enabled)
0
5
50
µA
One LSB (8/6 high)
69.1
µA
One LSB (8/6 low)
276.4
µA
DAC-to-DAC matching
2%
5%
DAC-to-DAC crosstalk
–20
dB
Output compliance
–1
1.2
V
Voltage reference output voltage
1.15
1.235
1.26
V
Output impedance
50
k
Ω
Output capacitance
f = 1 MHz,
IOUT = 0
13
pF
Sense voltage reference
300
350
400
mV
Clock and data feedthrough
–20
dB
Glitch impulse (see Note 4)
50
pV–s
Pipeline delay VGA port
Self clocked timing
18 DOT
periods
Pipeline delay, VGA port
Externally clocked timing
15 DOT
periods
Pipeline delay pixel port
Self clocked timing
2 RCLK + 14 DOT
periods
Pipeline delay, pixel port
Externally clocked timing
1 RCLK +14 DOT
periods
Lock time
15
ms
Pixel clock PLL
Lock time
15
ms
Pixel clock PLL
Jitter
"200
ps
Jitter
"200
ps
NOTES:
3. Test conditions for RS343-A video signals (unless otherwise specified): “Recommended Operating
Conditions”, using external voltage reference Vref = 1.235 V, RSET = 523 Ω. When using the internal voltage
reference, RSET may need to be adjusted in order to meet these limits.
4. Glitch impulse does not include clock and data feedthrough. The – 3-dB test bandwidth is twice the clock
rate.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com