LPC47M192 datasheet(183/228 Pages) SMSC

183 / 228 page

SMSC DS – LPC47M192

Page 183

Rev. 03/30/05

DATASHEET

Table 75 - PME, Logical Device A [Logical Device Number = 0x0A]

NAME

REG INDEX

DEFINITION

CLOCKI32

Default = 0x00

on VTR POR

0xF0

(R/W)

Bit[0] (CLK32_PRSN)

0=32kHz clock is connected to the CLKI32

pin (default)

1=32kHz clock is not connected to the CLKI32

pin (pin is grounded)

Bit[1] SPEKEY_EN. This bit is used to turn the logic for

the “wake on specific key” feature on and off. It will

disable the 32kHz clock input to the logic when turned

off. The logic will draw no power when disabled.

0= “Wake on specific key” logic is

on (default)

1= “Wake on specific key” logic is off

Bits[7:2] are reserved

Note:

The registers located in Logical Device A are runtime registers.

Table 76 - MPU-401 [Logical Device Number = 0x0B]

NAME

REG INDEX

DEFINITION

MPU-401

Primary

Base I/O Address

High Byte

Default = 0x03

PCI

RESET,

SOFT RESET, VCC

POR and VTR POR

0x60 R/W

Bit[0] A8

Bit[1] A9

Bit[2] A10

Bit[3] A11

Bit[4] “0”

Bit[5] “0”

Bit[6] “0”

Bit[7] “0”

MPU-401

Primary

Base I/O Address

Low Byte

Default = 0x30

PCI

RESET,

SOFT RESET, VCC

POR and VTR POR

0x61 R/W

Bit[0] “0”

Bit[1] A1

Bit[2] A2

Bit[3] A3

Bit[4] A4

Bit[5] A5

Bit[6] A6

Bit[7] A7

Note:

Bit[0] must be “0”.

LPC47M192 Datasheet(PDF) 183 Page - SMSC Corporation

LPC47M192 Datasheet(HTML) 183 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

Datasheet Download

Link URL