Electronic Components Datasheet Search
  English  ▼

X  

LPC47M192 Datasheet(PDF) 186 Page - SMSC Corporation

Part # LPC47M192
Description  LPC SUPER I/O WITH HARDWARE MONITORING BLOCK
PDF  228 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
Manufacturer  SMSC [SMSC Corporation]
Direct Link  http://www.smsc.com
Logo SMSC - SMSC Corporation

LPC47M192 Datasheet(HTML) 186 Page - SMSC Corporation

Back Button LPC47M192 Datasheet HTML 182Page - SMSC Corporation LPC47M192 Datasheet HTML 183Page - SMSC Corporation LPC47M192 Datasheet HTML 184Page - SMSC Corporation LPC47M192 Datasheet HTML 185Page - SMSC Corporation LPC47M192 Datasheet HTML 186Page - SMSC Corporation LPC47M192 Datasheet HTML 187Page - SMSC Corporation LPC47M192 Datasheet HTML 188Page - SMSC Corporation LPC47M192 Datasheet HTML 189Page - SMSC Corporation LPC47M192 Datasheet HTML 190Page - SMSC Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 186 / 228 page
background image
SMSC DS – LPC47M192
Page 186
Rev. 03/30/05
DATASHEET
10.3.1.1
Registers 3Eh-4Fh
NAME/DEFAULT
REGISTER
OFFSET
(hex)
DESCRIPTION
Company ID
Default=0x55 on
HVCC POR and
Initialization
3E
(R)
Bits[7:0] This location contains the identification number which will
be used by software to determine analog voltage curves.
Stepping Number
and Version
Default=0x20 on
HVCC POR and
Initialization
3F
(R)
Bits[7:0] This location contains the stepping number of the part in
the lower four bits of the register [3:0]. The upper four bits reflect
the Version Number [7:4]. The Hardware Monitor Block has a
version number (Bits[7:4]) of 0010.
For the A0 stepping of
Hardware Monitor Block, this register will read 0010 0000.
Configuration
Default = 0x08
on HVCC POR
and Initialization
40
(R/WC)
Bit[4] is
self-clearing
Bit[0] Start
Logic 1 enables startup of monitor block, logic 0 places the block
in the low power mode selected by bit 0 of the Special Function
register at 4Fh. At startup, limit checking functions and scanning
begins. Note, all HIGH and LOW LIMITS should be set into the
ASIC prior to turning on this bit.
Bits[3:1] Reserved
Bit[4] Reset
Setting this bit generates a minimum 20 ms low pulse on the
Reset pin, if the function is enabled. (See VID Register).
This bit is self-clearing.
Bit[5] +12/VID4 Select
Selects whether pin 10 acts as a 12 Volt Analog Input monitoring
pin, or as a VID[4] input. This pin defaults to the 12 Volt Analog
Input.
Bit[6] Reserved
Bit[7] Initialization
Logic 1 restores powerup default values to the Configuration
Register and Interrupt status registers. This bit automatically
clears itself since the power on default is zero.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


Datasheet Download

Go To PDF Page


Link URL



Does ALLDATASHEET help your business so far?  [ DONATE ] 

About Alldatasheet   |   Advertisement   |   Contact us   |   Privacy Policy   |   Link to Datasheet    |   Link Exchange   |   Manufacturer List
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com