ADF4371 datasheet(9/46 Pages) AD

9 / 46 page

Preliminary Technical Data

ADF4371

Rev. PrI | Page 9 of 46

PIN CONFIGURATION AND FUNCTION DESCRIPTIONS

Figure 6. Pin Configuration

Table 5. Pin Function Descriptions

Pin No.

Mnemonic

Description

1, 9, 12,

13, 20,

24, 25,

28, 36,

37,

42, 48,

GND

Ground return.

CPOUT

Charge Pump Output. When enabled, this output provides ±ICP to the external loop filter. The output of the

loop filter is connected to VTUNE to drive the internal VCO.

R2_SW

Loop Filter Switch. Used for switching loop filter resistors in fastlock applications.

VCC_CAL

Power Supply for Internal Calibration Monitor Circuit. The voltage on this pin ranges from 3.15V to 3.45 V.

VCC_CAL must have the same value as AVDD, nominally 3.3V.

VTUNE

Control Input to the VCO. This voltage determines the output frequency and is derived from filtering the

CPOUT output voltage.

VCC_REG_OUT

VCO Supply Regulator Out. The output supply voltage of the VCO regulator is available at this pin, and

should be decoupled to GND with a 10 uF capacitor, and shorted to pin VCC_VCO. It is to be left open if an

external LDO regulator is connected to VCC_VCO.

VCC_VCO

Power Supply for the VCO. The voltage on this pin ranges from 4.75V to 5.25 V. Place decoupling capacitors

to the analog ground plane as close to this pin as possible. For best performance, this supply must be clean

and have low noise.

VCC_LDO

Supply pin to the VCO regulator. If the internal regulator is used, the voltage supply for is to be connected

here. The voltage on this pin ranges from 4.75V to 5.25 V. If the external regulator is used, then this pin

should be shorted to VCC-VCO.

RF32N

Quadrupler Output. AC or DC couple to the next stage. This can be powered off when not in use. If unused

these pins can be left open.

RF32P

Complementary Quadrupler Output. AC or DC couple to the next stage. This can be powered off when not

in use. If unused these pins can be left open.

VCC_X4

Power Supply for the Quadrupler RF Output. The voltage on this pin must have the same value as AVDD.

GND

SCLK

SDIO

VDD_NDIV

VCC_3V

TOP

VIEW

(Not to Scale)

ADF4371

GND

RF32P

RF32N

GND

VCC_LDO

VCC_VCO

VCC_REG_OUT

CPOUT

VTUNE

VCC_CAL

R2_SW

NOTES

1. THE LGA HAS AN EXPOSED PAD THAT MUST BE SOLDERED TO A METAL PLATE

ON THE PCB FOR MECHANICAL REASONS AND TO GND.

GND

VCC_MUX

GND

RF16N

RF16P

GND

VDD_LS

CSB

ADF4371 Datasheet(PDF) 9 Page - Analog Devices

ADF4371 Datasheet(HTML) 9 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Datasheet Download

Link URL