ADF4371 datasheet(24/46 Pages) AD

24 / 46 page

ADF4371

Preliminary Technical Data

Rev. PrI | Page 24 of 46

Address: 0x12, Reset: 0x40, Name: REG0012

Table 18. Bit Descriptions for REG0012

Bits

Bit Name

Description

Reset

Access

RESERVED

Reserved.

0x0

EN_AUTOCAL

Enables Autocal

0x1

R/W

0: VCO Autocal Disabled.

1: VCO Autocal Enabled.

PRE_SEL

Prescaler Select. The dual-modulus prescaler is set by this bit. The Prescaler, at the input to

the N divider, divides down the RFin signal so the N divider can handle it. The prescaler

setting affects the RF frequency and the minimum and maximum INT value.

0x0

R/W

0: 4/5 Prescaler.

1: 8/9 Prescaler.

[4:0]

RESERVED

Reserved.

0x0

Address: 0x14, Reset: 0x00, Name: REG0014

Table 19. Bit Descriptions for REG0014

Bits

Bit Name

Description

Reset

Access

[7:0]

FRAC1WORD[7:0]

25-Bit FRAC1 Value. Sets the FRAC1 value

0x0

R/W

Address: 0x15, Reset: 0x00, Name: REG0015

Table 20. Bit Descriptions for REG0015

Bits

Bit Name

Description

Reset

Access

[7:0]

FRAC1WORD[15:8]

25-Bit FRAC1 Value. Sets the FRAC1 value

0x0

R/W

Address: 0x16, Reset: 0x00, Name: REG0016

Table 21. Bit Descriptions for REG0016

Bits

Bit Name

Description

Reset

Access

[7:0]

FRAC1WORD[23:16]

25-Bit FRAC1 Value. Sets the FRAC1 value

0x0

R/W

Address: 0x17, Reset: 0x00, Name: REG0017

ADF4371 Datasheet(PDF) 24 Page - Analog Devices

ADF4371 Datasheet(HTML) 24 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

Datasheet Download

Link URL